參數(shù)資料
型號: Q6701-H6481
廠商: SIEMENS AG
英文描述: Quadruple Transceiver for S/T Interface QUAT-S
中文描述: 四聯(lián)收發(fā)器的S / T接口葛- ?
文件頁數(shù): 40/72頁
文件大?。?/td> 1267K
代理商: Q6701-H6481
PEB 2084
Semiconductor Group
40
Clock generation for the above application is shown in
figure 14.
3.3.4
The exchange of control information in the C/I channel is state oriented. This means that
a code in the C/I channel is repeated in every IOM frame until a next change is
necessary. A new code must be found in two consecutive IOM frames to be considered
as valid (double last look criterion).
C/I commands trigger QUAT-S layer-1 state machine in accordance with CCITT I.430.
For a list of the C/I codes and their use refer to
chapter 3.6.
Command/Indicate Channel
3.4
An internal finite state machine of the PEB 2084, QUAT-S, controls the
activation/deactivation procedures, switching of loops and transmission of special pulse
patterns. Such actions can be initiated by primitives (INFOS) on the S/T interface or by
control codes (C/I) sent over the IOM-2 interface.
The IOM-2 interface should be kept active in both application modes, LT-S and LT-T, for
the QUAT-S is always ready to transmit and receive messages.
Depending on the application mode and the transfer direction the QUAT-S state
machines support about 20 different codes in conditional and unconditional states:
LT-S mode
C/I codes
data downstream = Commands:
Activation and Deactivation
reset, test mode,
activate req.,..
not sync., code violation,
timer out,..
data upstream = Indications:
States:
deactivated, activated, pending, lost framing, test mode.
The state diagram is shown in
figure 23.
for data upstream = Commands:
LT-T mode
C/I codes
reset, test,
activate request,..
command x
acknowledged,..
data downstream = Indications:
Conditional states: power up, pending deactivation, synchronized,
slip detected,..
The state diagram is shown in
figure 24.
Unconditional states can be entered from any conditional state and should
be left with the command TIM:
loop closed, test mode,
reset state,..
The state diagram is shown in
figure 25.
The activation and deactivation procedures implemented in the PEB 2084, QUAT-S,
correspond with those implemented in the PEB 2081, SBCX.
相關PDF資料
PDF描述
Q67020-Y149 Octal Latch
Q67020-Y150 Octal Latch
Q67020-Y151 CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS
Q67020-Y152 CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS
Q67020-Y153 OCTAL BUS TRANSCEIVER
相關代理商/技術參數(shù)
參數(shù)描述
Q67020-Y149 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Octal Latch
Q67020-Y150 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Octal Latch
Q67020-Y151 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS
Q67020-Y152 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS
Q67020-Y153 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:OCTAL BUS TRANSCEIVER