參數(shù)資料
型號(hào)： Q6701-H6481
廠商： SIEMENS AG
英文描述： Quadruple Transceiver for S/T Interface QUAT-S
中文描述： 四聯(lián)收發(fā)器的S / T接口葛- ?
文件頁(yè)數(shù)： 20/72頁(yè)
文件大小： 1267K
代理商： Q6701-H6481
PEB 2084
Semiconductor Group
20
The monitor channel operates on an asynchronous basis. While data transfer on the bus
takes place synchronized to the frame, the data flow is controlled by a handshake
procedure using the monitor channel receive bit (MR) and the monitor channel transmit
bit (MX). For example: data is placed onto the monitor channel and the MX bit is
activated (active low). This data will be transmitted repeatedly once per 8 kHz frame until
the transfer is acknowledged via the MR bit.
The monitor channel is in an idle condition when the MX bit is inactive in two or more
consecutive frames (indication of End Of Message EOM).
The monitor channel is also used to convey S and Q maintenance bits information (S/Q
channel).
The PEB 2084, QUAT-S, handles four monitor channels allocated to its four S/T
interfaces. The implemented monitor protocol is according to the IOM Interface
Specification, Rev. 2. For more details and an example refer to
chapter 3.3.2.
D-Channels
The D-channels are switched transparently between the S/T interfaces and the IOM-2
interface. Depending on the data load on a line card, different PBX architectures can be
implemented for D-channel handling in LT-S applications:
For decentral signalling, up to 32 subscribers can be served with only one special HDLC
controller which is integrated in the PEB 20550, ELIC (SACCO-A).
For intensive data packet handling in LT-S mode (e.g. in PC networks) or in LT-T
applications, additional HDLC controllers such as HSCX, IDEC, ESCC 2 or 8 or
MUNICH 32 may be connected to the IOM-2 interface. If a D-channel collision resolution
according to CCITT I.430 is required, the QUAT-S offers a strobe signal to control the
connected HDLC (LAPD) controller.
For operational description refer to
chapter 3.3.3.
C/I-Channels
A C/I-channel is used for communication between the PEB 2084, QUAT-S, and a
processor via a layer-2 device, to control and monitor layer-1 functions
(activation/deactivation and additional control functions). The layer-2 device monitors
the layer-1 indication continuously and indicates a change if a new code is found to be
valid in two consecutive IOM frames (double last look criterion).
The codes originated by layer-2 devices are called “Commands”, those originated by the
PEB 2084, QUAT-S, are called “Indications”.
The PEB 2084, QUAT-S, handles four C/I-channels; one for each S/T transceiver.
For a list of the C/I codes and their use refer to
chapter 3.6
.
相關(guān)PDF資料
PDF描述
Q67020-Y149 Octal Latch
Q67020-Y150 Octal Latch
Q67020-Y151 CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS
Q67020-Y152 CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS
Q67020-Y153 OCTAL BUS TRANSCEIVER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Q67020-Y149 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Octal Latch
Q67020-Y150 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Octal Latch
Q67020-Y151 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS
Q67020-Y152 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS
Q67020-Y153 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:OCTAL BUS TRANSCEIVER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*