- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361226 > Q6701-H6481 (SIEMENS AG) Quadruple Transceiver for S/T Interface QUAT-S PDF資料下載
參數(shù)資料
| 型號： | Q6701-H6481 |
| 廠商： | SIEMENS AG |
| 英文描述： | Quadruple Transceiver for S/T Interface QUAT-S |
| 中文描述： | 四聯(lián)收發(fā)器的S / T接口葛- ? |
| 文件頁數(shù)： | 37/72頁 |
| 文件大?。?/td> | 1267K |
| 代理商： | Q6701-H6481 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
PEB 2084
Semiconductor Group
37
The codes (C/I = 1100
H
and 1100
H
) can only be used when the QUAT-S is in the state
G3 activated (during INFO 4 transmission). Refer to
chapter 3.6.
For a detailed description of the D-Channel Arbiter refer to “ELIC, PEB 20550, Technical
Manual 9.93”, page 54, chapter 2.2.8.
D-Channel Access According to CCITT I.430 (Star Configuration)
The D-channel access is arbitrated among the terminals themselves,
if the QUAT-S Auxiliary Register is programmed to DCM(1:0) = 10.
Figure 20
QUAT-S in LT-S Mode Supporting Arbitration According to CCITT I.430
The D-channel access control is established as a logical passive bus structure. All
received D-channels are ANDed and the resulting value (internally connected to the pin
CEB) is sent back as Echo bit on all involved S/T interfaces.
If more QUAT-S work in parallel the CEB pins (open drain output) are wired via an
external pull-up resistor to
V
DD
.
The “short passive bus”, a system of multiple TE’s accessing a single D-channel, is
extended to multiple physical S lines still representing a single logical “short passive
bus”. It is a system with multiple B-channels using a single D-channel.
Only the winning D-channel reaches the ELIC. The other D-channels remain blocked
until a TE encounters 8 (10) E-bits equal to the D-bit in a row.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Q67020-Y149 | Octal Latch |
| Q67020-Y150 | Octal Latch |
| Q67020-Y151 | CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS |
| Q67020-Y152 | CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS |
| Q67020-Y153 | OCTAL BUS TRANSCEIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Q67020-Y149 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Octal Latch |
| Q67020-Y150 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Octal Latch |
| Q67020-Y151 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS |
| Q67020-Y152 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:CLOCK GENERATOR AND DRIVER FOR SAB8086 FAMILY PROCESSORS |
| Q67020-Y153 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:OCTAL BUS TRANSCEIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。