
NXP Semiconductors
PNX15xx/952x Series
Volume 1 of 1
Chapter 20: 2D Drawing Engine
PNX15XX_PNX952X_SER_N_4
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 4.0 — 03 December 2007
20-643
This register holds the transparency mask used in the color compare. It should be
initialized prior to any BLT that enables color compare. The appropriate number of
bytes need to be loaded in accordance with the current color depth. Thus, if the
current depth is 8 bits, only the lowest byte need be written. If the depth is 15 or 16
bits, the lowest two bytes need to be written. In 32-bit mode, all bytes should be
written.
Setting a bit to 1 in this register enables the corresponding bit within a pixel to be
used in the color compare. Clearing a bit to 0 in this register excludes the
corresponding bit within a pixel from being used in the color compare. This effectively
causes that bit(s) to be considered a match in the color compare. Correct
programming values are shown below:
08bpp: 0x000000FF
// All 8 bits included in Color Compare
15bpp: 0x00007FFF
// 15 lower bits included in Color Compare
16bpp: 0x0000FFFF
// All 16 bits included in Color Compare
32bpp: 0x00FFFFFF
// 24 lower bits included in Color Compare
When reading the value of this register, the lower byte will be replicated into all four
byte lanes in 8-bpp mode. In 15 or 16-bpp mode, the lower word will be replicated into
the upper word. In 32-bit mode, all bits are unique and will read back the 32-bit data
that was written. This register is unchanged by drawing operations.
This register species the foreground color for monochrome pattern expansion, lines,
and solid lls. The appropriate number of bytes need to be loaded in accordance with
the current color depth. Thus, if the current depth is 8 bits, only the lowest byte need
be written. If the depth is 16 bits, the lowest two bytes need to be written.
When reading the value of this register, the lower byte will be replicated into all four
byte lanes in 8-bpp mode. In 16-bpp mode, the lower word will be replicated into the
upper word. In 32-bit mode, all bits are unique and will read back the 32-bit data that
was written. This register is unchanged by drawing operations.
Table 28: MonoPatFColor
Bit
Symbol
Acces
s
Value
Description
Offset 0x04 F5F8
MonoPatFColor
31:0
MonoPatFColor[31:0]
R/W
NI
Species the foreground color for monochrome pattern expansion,
lines, and solid lls.
Table 29: MonoPatBColor
Bit
Symbol
Acces
s
Value
Description
Offset 0x04 F5FC
MonoPatBColor
31:0
MonoPatBColor[31:0]
R/W
NI
Holds the background color monochrome pattern expansion, lines,
and solid lls.