
NXP Semiconductors
PNX15xx/952x Series
Volume 1 of 1
Chapter 12: Video Input Processor
PNX15XX_PNX952X_SER_N_4
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 4.0 — 03 December 2007
12-440
Color Space Matrix Mode
In addition to normal and transposed polyphase ltering (scaling), the FIR lter
structure can instead be programed to perform color space-conversion. A dedicated
set of registers holds the coefcients for the color-space matrix. Horizontal scaling
and color space conversion are mutually exclusive.
2.5.6
Video Data Write to Memory
The VIP can produce a variety of output formats. Video formats range from a single-
component up to three-component formats (like a 4:4:4 YUV). Up to three write
planes can be dened. On the input, the video format is restricted to YUV 4:2:2 as
dened in ITU-R-656 or 8/10 raw data. On the output, true color and compressed
formats are supported. For a complete list of supported video formats, refer to
The Pixel Packing Unit takes care of quantization and packing of the color
components into 64-bit units. A list of the most common video formats supported is
shown in
Table 6. Packing of a pixel into 64-bit units is always done from right to left
while bytes within one pixel unit are ordered according to the endian mode settings
(specied by the global endian mode register; endian mode bit in the output format
register can, however, invert that signal).
Table 6 shows the location of the rst ’pixel unit’ within a 64-bit word in the little endian
mode. The selected endian mode will affect the position of the components within a
multi-byte pixel unit!
Remark: VIP does not explicitly support a 4:2:0 memory format. Such a format can
be obtained by discarding partial data written to memory.
Table 6: Output Pixel Formats
Format
3
1
3
0
2
9
2
8
2
7
2
6
2
5
2
4
2
3
2
1
2
0
1
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
0
9 8 7 6 5 4 3 2 1 0
planar YUV (4:4:4,
4:2:2) or RGB
plane #1
plane #2
plane #3
Y8 or R8
U8 or G8
V8 or B8
semi planar YUV
(4:2:2)
plane #1
plane #2
Y8 or R8
U8/V8
packed 4/4/4 RGBa
alpha
R4
G4
B4
packed 4/5/3 RGBa
alpha
R4
G5
B3
packed 5/6/5 RGB
R5
G6
B5
packed YUY2 4:2:2
U8 or V8
Y8
packed UYVY 4:2:2
Y8
U8 or V8
packed 888 RGB(a)
(alpha)
R8 or Y8
G8 or U8
B8 or V8
packed 4:4:4 VYU(a)
(alpha)
V8
Y8
U8