
NXP Semiconductors
PNX15xx/952x Series
Volume 1 of 1
Chapter 1: Integrated Circuit Data
PNX15XX_PNX952X_SER_N_4
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 4.0 — 03 December 2007
1-45
4.
PNX15xx/952x Series Operating Conditions
PNX15xx/952x Series consist in several devices called PNX1500, PNX1501,
PNX1502, PNX1520, PNX9520 and PNX9525 that mainly differ by there speed
grades (see following sections). Ordering information can be found in
Table 47 onThe following sections detail the operating condition per device type/grade. Two
tables are used:
Functional operation, long-term reliability and AC/DC characteristics are
guaranteed for the operating conditions described in ‘Operating Range and
Thermal Characteristics’ tables.
The PNX15xx/952x Series are designed to support dynamic change of the
different clock frequencies of the system. The ‘Maximum Operating Speeds’
tables describe the maximum values per device type/grade. Clock speeds can be
adjusted for each module individually by the TM3260 CPU or an external host.
each PNX15xx/952x Series module.
4.1 PNX1500 Device
Table 7: Absolute Maximum Ratings
Symbol
Description
Minimum
Maximum
Units
Note
V
CCP
3.3 V I/O supply voltage
-0.5
4.6
V
CCM
SSTL DDR-I I/O supply voltage
-0.5
3.6
V
DD
SoC Core supply voltage
-0.5
1.5
V
ICCP
Input voltage for 5 V tolerant input pins (i.e. pins supplied by
V
CCP)
-0.5
6.0
V
Tstg
Storage temperature range
-65
150
C
T
Jrange
Operating temperature range for the junction
-40
125
C
HBMESD
Human Body Model Electrostatic handling for all pins
-
2000
V
[1]
MMESD
Machine Model Electrostatic handling for all pins
-
100
V
[2]
CDMESD Charged Device Model
-
750
V
[3]
[1]
CLASS 2, JEDEC Standard 22-A114-C, March 2005
[2]
CLASS A, JEDEC Standard 22-A115-A, October 1997
[3]
CLASS C3B (Corner pins > 750 V), AEC-Q100-011 rev B standard, July 18, 2003
Table 8: PNX1500 Operating Range and Thermal Characteristics
Symbol
Description
Minimum
Typical
Maximum
Units
V
CCP
Global I/O supply voltage
3.13
3.30
3.47
V
CCM
DDR-I I/O supply voltage. DDR333 and lower DDRs require 2.5V
2.37
2.5
2.6 2.73
V
REF
Input reference level voltage for the DDR I/Os. VCCM/2 +/- 100 mV
1.15
1.25
1.3 1.4
V
DD
SoC Core supply voltage
1.14
1.2
1.26
V