
NXP Semiconductors
PNX15xx/952x Series
Volume 1 of 1
Chapter 1: Integrated Circuit Data
PNX15XX_PNX952X_SER_N_4
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 4.0 — 03 December 2007
1-41
GPIO06/CLOCK06
GPIO05/CLOCK05
GPIO04/CLOCK04
B9
A8
A7
BPTS1CHP
BPX2T14MCP
BPTS1CHP
I/O/D
6
5
4
U
Used as GPIO pins. These pins can also be used to
output internally generated clocks for the external
components present on the board. These GPIO
pins can also be used as clocks for sampling or
pattern generation in the GPIO module
GCLOCK05 requires a board level 27-33
series
resistor to reduce ringing.
GPIO03/CLOCK03/
BOOT_MODE03
A4
BPTS1CHP
I/O/D
3
D After the power up and boot sequence, this pin
functions as a GPIO[3] pin. This pin can also be
used as a clock for sampling or pattern generation
in the GPIO module. This GPIO pin may be
strapped with a resistor to VDD or VSS to
determine the PNX1500 boot mode upon reset.
GPIO02/CLOCK02/
BOOT_MODE02
GPIO01/CLOCK01/
BOOT_MODE01
GPIO00/CLOCK00/
BOOT_MODE00
A3
-
B3
-
B4
-
BPTS1CHP
-
BPTS1CHP
-
BPTS1CHP
-
I/O/D
-
I/O/D
-
I/O/D
-
2
-
1
-
0
-
U
-
U
-
U
-
After the power up and boot sequence, these pins
are congured as GPIO[2:0] pins. These pins can
also be used as clocks for sampling or pattern
generation in the GPIO module. These GPIO pins
may be strapped with resistors to VDD or VSS to
determine the PNX1500 boot mode upon reset.
JTAG Interface (debug access port and 1149.1 boundary scan port)
JTAG_TDI
A1
IPCHP
IN
-
U JTAG Test Data Input.
JTAG_TDO
D6
BPTS3CHP
O
-
JTAG Test Data Output. This pin can either be an
output, or oat. It is never an input.
JTAG_TCK
B1
IPCP
IN
-
U JTAG Test Clock Input.
JTAG_TMS
D5
IPCHP
IN
-
U JTAG Test Mode Select Input.
Power Supplies and Ground
for board level connection and decoupling associated with these pins.
VDDA
A10
APOD
PWR
-
Analog, quiescent VDD. Refer to
Figure 27 for
board level connections.
VSSA_1.2
C11
APOD
GND
-
Analog, quiescent ground for the VDDA analog
connections.
VCCA[]
-
APOD
PWR
-
Analog, quiescent VCCP, 3.3 V. Refer to
Figure 26for board level connections. Refer to
Table 5 for a
complete pin list.
VSSA[]
-
APOD
GND
-
Analog, quiescent ground for the VCCA analog
connections. Refer to
Table 5 for a complete pin list.
VCCP[]
-
VDDE3V3
PWR
-
3.3 V I/O power supply for peripherals I/Os. Refer to
VCCM[]
-
VDDE3V3
PWR
-
Power supply for the memory DDR-I I/Os (3.3 V
capable of ATE, not for functional operation). Refer
to
Table 5 for a complete pin list.
Table 4: PNX1500 Interface
Pin Name
BGA
Ball
Pad
Type
I/O
Type
GPIO
#
P Description