參數(shù)資料
型號(hào): MT48LC32M4A2P-7ELIT:G
元件分類(lèi): DRAM
英文描述: 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
封裝: 0.400 INCH, LEAD FREE, PLASTIC, TSOP2-54
文件頁(yè)數(shù): 37/74頁(yè)
文件大?。?/td> 2385K
PDF: 09005aef8091e66d/Source: 09005aef8091e625
Micron Technology, Inc., reserves the right to change products or specifications without notice.
128MSDRAM_2.fm - Rev. N 1/09 EN
42
1999 Micron Technology, Inc. All rights reserved.
128Mb: x4, x8, x16 SDRAM
Operations
Notes:
1. This table applies when CKEn - 1 was HIGH and CKEn is HIGH (see Table 8 on page 41) and
after tXSR has been met (if the previous state was self refresh).
2. This table is bank-specific, except where noted; that is, the current state is for a specific
bank, and the commands shown are those allowed to be issued to that bank when in that
state. Exceptions are covered in the notes below.
3. Current state definitions:
Idle:
The bank has been precharged, and tRP has been met.
Row active:
A row in the bank has been activated, and tRCD has been met. No data
bursts/accesses and no register accesses are in progress.
Read:
A READ burst has been initiated, with auto precharge disabled, and has not
yet terminated or been terminated.
Write:
A WRITE burst has been initiated, with auto precharge disabled, and has not
yet terminated or been terminated.
4. The following states must not be interrupted by a command issued to the same bank. COM-
MAND INHIBIT or NOP commands or allowable commands to the other bank should be
issued on any clock edge occurring during these states. Allowable commands to the other
bank are determined by its current state and Truth Table 3 and according to Truth Table 4.
Precharging:
Starts with registration of a PRECHARGE command and ends when
tRP is met. After tRP is met, the bank will be in the idle state.
Row activating:
Starts with registration of an ACTIVE command and ends when tRCD
is met. After tRCD is met, the bank will be in the row active state.
Read w/auto
precharge enabled:
Starts with registration of a READ command with auto precharge
enabled and ends when tRP has been met. After tRP is met, the bank
will be in the idle state.
Write w/auto
precharge enabled:
Starts with registration of a WRITE command with auto precharge
enabled and ends when tRP has been met. After tRP is met, the bank
will be in the idle state.
Table 9:
Truth Table 3 – Current State Bank n, Command to Bank n
Notes: 1–6; notes appear below and on next page
Current
State
CS#
RAS#
CAS#
WE#
Command (Action)
Notes
Any
H
XXX
COMMAND INHIBIT (NOP/continue previous operation)
L
HHH
NO OPERATION (NOP/continue previous operation)
Idle
L
H
ACTIVE (Select and activate row)
LLL
H
AUTO REFRESH
LLL
L
LMR
LL
H
L
PRECHARGE
Row active
LH
READ (Select column and start READ burst)
LH
L
WRITE (Select column and start WRITE burst)
LL
H
L
PRECHARGE (Deactivate row in bank or banks)
Read
(auto
precharge
disabled)
LH
READ (Select column and start new READ burst)
LH
L
WRITE (Select column and start WRITE burst)
LL
H
L
PRECHARGE (Truncate READ burst, start precharge)
LH
HL
BURST TERMINATE
Write
(Aauto
precharge
disabled)
LH
READ (Select column and start READ burst)
LH
L
WRITE (Select column and start new WRITE burst)
LL
H
L
PRECHARGE (Truncate WRITE burst, start precharge)
LH
HL
BURST TERMINATE
相關(guān)PDF資料
PDF描述
MT55L256L18FT-12TR 256K X 18 ZBT SRAM, 9 ns, PQFP100
MT55L256L32FT-12 256K X 32 ZBT SRAM, 9 ns, PQFP100
MT55L512V18PF-6 512K X 18 ZBT SRAM, 3.5 ns, PBGA165
MT57W4MH9CF-6 4M X 9 DDR SRAM, 0.5 ns, PBGA165
MT58L128L36D1T-5IT 128K X 36 STANDARD SRAM, 2.8 ns, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT48LC32M4A2TG 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:SYNCHRONOUS DRAM
MT48LC32M4A2TG-75 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:SYNCHRONOUS DRAM
MT48LC32M4A2TG-75IT 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:SYNCHRONOUS DRAM