
MOTOROLA
Contents
ix
CONTENTS
Paragraph
Number
Title
Page
Number
3.2.3.2
3.2.3.2.1
3.2.3.2.2
3.2.3.2.3
3.2.3.2.4
3.2.3.3
3.2.4
3.2.4.1
3.2.4.1.1
3.2.4.1.2
3.2.4.2
3.2.4.2.1
3.2.4.2.2
3.2.5
3.2.5.1
3.2.5.1.1
3.2.5.1.2
3.2.5.2
3.2.5.3
3.2.5.4
3.2.5.5
3.2.5.6
3.2.5.7
3.2.5.8
3.2.5.9
3.2.5.9.1
3.2.5.9.2
3.2.5.9.3
3.2.5.9.4
3.2.6
3.2.6.1
3.2.6.2
3.2.6.3
3.2.6.4
3.2.6.5
3.2.6.6
3.2.7
3.2.7.1
3.2.7.2
3.2.7.3
3.2.7.4
3.2.7.5
3.2.7.6
Serial Interrupt Mode Signals....................................................................3-23
Serial Interrupt Stream (S_INT)Input................................................3-23
Serial Interrupt Clock (S_CLK)Output..............................................3-23
Serial Interrupt Reset (S_RST)Output...............................................3-23
Serial Interrupt Frame (S_FRAME)Output.......................................3-23
Local Interrupt (L_INT)Output..............................................................3-23
I
2
C Interface Control Signals.........................................................................3-23
Serial Data (SDA)......................................................................................3-24
Serial Data (SDA)Output...................................................................3-24
Serial Data (SDA)Input......................................................................3-24
Serial Clock (SCL).....................................................................................3-24
Serial Clock (SCL)Output..................................................................3-24
Serial Clock (SCL)Input....................................................................3-24
System Control and Power Management Signals..........................................3-24
Hard Reset..................................................................................................3-24
Hard Reset (Processor) (HRST_CPU)Input ......................................3-25
Hard Reset (Peripheral Logic) (HRST_CTRL)Input.........................3-25
Soft Reset (SRESET)Input.....................................................................3-25
Machine Check (MCP)Output...............................................................3-25
Nonmaskable Interrupt (NMI)Input.......................................................3-26
System Management Interrupt (SMI)Input............................................3-26
Checkstop In (CHKSTOP_IN)Input......................................................3-27
Time Base Enable (TBEN)Input............................................................3-27
Quiesce Acknowledge (QACK)Output..................................................3-27
Debug Signals............................................................................................3-27
Memory Address Attributes (MAA[0D2])Output..............................3-27
PCI Address Attributes (PMAA[0D2])Output...................................3-28
Debug Address (DA[0D15])Output....................................................3-28
Memory Interface Valid (MIV)Input.................................................3-28
Test and Configuration Signals......................................................................3-29
PLL Configuration (PLL_CFG[0D4])Input ...........................................3-29
JTAG Test Clock (TCK)Input ...............................................................3-29
JTAG Test Data Input (TDI)Input.........................................................3-29
JTAG Test Data Output (TDO)Output ..................................................3-30
JTAG Test Mode Select (TMS)Input.....................................................3-30
JTAG Test Reset (TRST)Input..............................................................3-30
Clock Signals .................................................................................................3-30
System Clock Input (OSC_IN)Input......................................................3-30
PCI Clock (PCI_CLK[0D4])Output.......................................................3-30
PCI Clock Synchronize Out (PCI_SYNC_OUT)Output.......................3-31
PCI Feedback Clock (PCI_SYNC_IN)Input .........................................3-31
SDRAM Clock Outputs (SDRAM_CLK[0D3])Output..........................3-31
SDRAM Clock Synchronize Out (SDRAM_SYNC_OUT)Output.......3-31