MOTOROLA
Contents
vii
CONTENTS
Paragraph
Number
Title
Page
Number
2.4.3.2
2.5
2.5.1
2.5.2
2.5.3
2.6
2.6.1
2.6.2
2.7
2.8
Processor Responses to PCI-to-Memory Transactions..............................2-25
Exception Model................................................................................................2-26
PowerPC Exception Model............................................................................2-26
MPC8240 Implementation-Specific Exception Model..................................2-28
Exception Priorities........................................................................................2-31
Memory Management........................................................................................2-31
PowerPC MMU Model..................................................................................2-31
MPC8240 Implementation-Specific MMU Features.....................................2-32
Instruction Timing..............................................................................................2-33
Differences between the MPC8240 Core and the PowerPC 603e
Microprocessor...............................................................................................2-34
Chapter 3
Signal Descriptions and Clocking
3.1
3.1.1
3.1.2
3.2
3.2.1
3.2.1.1
3.2.1.1.1
3.2.1.1.2
3.2.1.2
3.2.1.2.1
3.2.1.2.2
3.2.1.3
3.2.1.3.1
3.2.1.3.2
3.2.1.4
3.2.1.4.1
3.2.1.4.2
3.2.1.5
3.2.1.5.1
3.2.1.5.2
3.2.1.6
3.2.1.6.1
3.2.1.6.2
3.2.1.7
3.2.1.7.1
3.2.1.7.2
3.2.1.8
Signal Overview...................................................................................................3-1
Signal Cross Reference....................................................................................3-4
Output Signal States at Reset...........................................................................3-7
Detailed Signal Descriptions................................................................................3-7
PCI Interface Signals........................................................................................3-7
PCI Address/Data Bus (AD[31D0]) .............................................................3-8
Address/Data (AD[31D0])Output.........................................................3-8
Address/Data (AD[31D0])Input...........................................................3-8
Command/Byte Enable (C/BE[3D0])...........................................................3-8
Command/Byte Enable (C/BE[3D0])Output........................................3-8
Command/Byte Enable (C/BE[3D0])Input ..........................................3-9
Device Select (DEVSEL).............................................................................3-9
Device Select (DEVSEL)Output .........................................................3-9
Device Select (DEVSEL)Input..........................................................3-10
Frame (FRAME)........................................................................................3-10
Frame (FRAME)Output.....................................................................3-10
Frame (FRAME)Input .......................................................................3-10
PCI Bus Grant (GNT[4-0])Output.........................................................3-10
PCI Bus Grant (GNT[4D0])Internal Arbiter Enabled ........................3-10
PCI Bus Grant (GNT[4D0])Internal Arbiter Disabled.......................3-11
PCI Bus Request (REQ[4D0])Input........................................................3-11
PCI Bus Request (REQ[4D0])Internal Arbiter Enabled.....................3-11
PCI Bus Request (REQ[4D0])Internal Arbiter Disabled....................3-11
Initiator Ready (IRDY) ..............................................................................3-12
Initiator Ready (IRDY)Output...........................................................3-12
Initiator Ready (IRDY)Input..............................................................3-12
Lock (LOCK)Input ................................................................................3-12