參數(shù)資料
型號(hào): JTS8388B
英文描述: JTS8388B [Updated 9/03. 47 Pages] ADC 8-bit 1 Gsps in die form
中文描述: JTS8388B [更新9 / 03。 47頁(yè)] ADC的8位1死GSPS的形式
文件頁(yè)數(shù): 9/47頁(yè)
文件大?。?/td> 785K
代理商: JTS8388B
9
JTS8388B
2104A–BDC–09/03
Figure 2.
JTS8388B Timing Diagram (1 Gsps Clock Rate) Data Ready Reset, Clock Held at LOW Level
Figure 3.
JTS8388B Timing Diagram (1 Gsps Clock Rate) Data Ready Reset, Clock held at HIGH Level
TC1 TC2
TA= 250 ps
X
X
N+3
N+1
X
N+2
X
N
DIGITAL
OUTPUTS
(V
IN,
V
INB
DATA READY
(DR, DRB)
(CLK, CLKB)
X
N+5
TD1=TC1 + TDR
TOD
= TC1
40 ps = 460 ps
DATA
N
4
DATA
N
3
DATA N
DATA
N
1
DATA
N
2
TC=1000 ps
X
N+4
X
TOD = 3160 ps
1360 ps
DRRB
1 ns (min)
TDR = 1320 ps
TPD: 4.0 Clock periods
1000 ps
TRDR=720 ps
N–1
TD2 = TC2 + TOD
TDR
= TC2 + 40 ps = 540 ps
TDR = 1320 ps
DATA
N
5
DATA
N+1
)
TC1 TC2
TA= 250 ps
X
X
N+3
N+1
X
N+2
X
N
DIGITAL
OUTPUTS
(V
IN,
V
INB
)
DATA READY
(DR, DRB)
(CLK, CLKB)
X
N+5
TD1=TC1 + TDR–TOD
= TC1 – 40 ps = 460 ps
DATA
N–4
DATA
N–3
DATA N
DATA
N–1
DATA
N–2
TC=1000 ps
X
N+4
X
TOD = 1360 ps
1360 ps
DRRB
1ns (min)
TDR = 1320 ps
TPD: 4.0 Clock periods
1000 ps
TRDR=720 ps
N–1
TD2 = TC2 + TOD–TDR
= TC2 + 40 ps = 540 ps
TDR = 1320 ps
DATA
N–5
DATA
N+1
相關(guān)PDF資料
PDF描述
JTSX8388B-1V1B A/D CONVERTER
JUCA4532 Optoelectronic
JV1-100V
JV1-12V
JV1-18V
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
JTS8388B-1V1B 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS
JTS8388B-1V2B 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:ADC 8-bit 1 GSPS
JTS922H-DZD1 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:RAIL TO RAIL HIGH OUTPUT CURRENT DUAL OPERATIONAL AMPLIFIER
JTSIY-10-35P 制造商:Amphenol Corporation 功能描述:CONN MIL-C-27599 CIRC PIN 13 POS SLDR ST PNL MNT 13TERM - Bulk
JTSIY-10-98P 制造商:Amphenol Corporation 功能描述:CONN MIL-C-27599 CIRC PIN 6 POS SLDR ST PNL MNT 6TERM - Bulk