- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385432 > HYB18L256160B (QIMONDA) DRAMs for Mobile Applications 256-Mbit Mobile-RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | HYB18L256160B |
| 廠商： | QIMONDA |
| 英文描述： | DRAMs for Mobile Applications 256-Mbit Mobile-RAM |
| 中文描述： | DRAM的針對(duì)移動(dòng)應(yīng)用256兆移動(dòng)RAM |
| 文件頁數(shù)： | 11/58頁 |
| 文件大?。?/td> | 1766K |
| 代理商： | HYB18L256160B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
Data Sheet
Rev. 1.73, 2006-09
01302004-CZ2R-J9SE
11
HY[B/E]18L256160B[C/F]L-7.5
256-Mbit Mobile-RAM
2.2.1.2
Burst Type
Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type
and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the
starting column address, as shown in
Table 6
.
2.2.1.3
Read Latency
The Read latency, or CAS latency, is the delay, in clock cycles, between the registration of a READ command and the
availability of the first piece of output data. The latency can be programmed to 2 or 3 clocks.
If a READ command is registered at clock edge
n
, and the latency is
m
clocks, the data will be available with clock edge
n
+
m
(for details please refer to the READ command description).
2.2.1.4
Write Burst Mode
When A9 = 0, the burst length programmed via A0-A2 applies to both read and write bursts; when A9 = 1, write accesses
consist of single data elements only.
2.2.1.5
Extended Mode Register
The Extended Mode Register controls additional low power features of the device. These include the Partial Array Self Refresh
(PASR, bits A0-A2)), the Temperature Compensated Self Refresh (TCSR, bits A3-A4)) and the drive strength selection for the
DQs (bits A5-A6). The Extended Mode Register is programmed via the MODE REGISTER SET command (with BA0 = 0 and
BA1 = 1) and will retain the stored information until it is programmed again or the device loses power.
The Extended Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before
initiating any subsequent operation. Violating either of these requirements result in unspecified operation.
Reserved states should not be used, as unknown operation or incompatibility with future versions may result.
TABLE 7
Extended Mode Register Definition (BA[1:0] = 10
B
)
Field
Bits
Type
Description
DS
[6:5]
w
Selectable Drive Strength
00
B
Full Drive Strength
01
B
Half Drive Strength (default)
Note: All other bit combinations are RESERVED.
03%/
%$
%$
$
$
$
$
$
$
$
$
$
$
$
$
$
3$65
'6
7&65
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYMP112S64LMP8-C4 | DDR2 SDRAM SO-DIMM |
| HYMP112S64LMP8-C5 | DDR2 SDRAM SO-DIMM |
| HYMP112S64LMP8-E3 | BNC FEMALE TO RCA MALE COUPLER |
| HYMP112S64LMP8-E4 | DDR2 SDRAM SO-DIMM |
| HYMP112S64MP8 | SHIELDED, RJ45 TO DB25 ADP, P |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB18L256160BC-7.5 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:BJAWBMSpecialty DRAMs Mobile-RAM |
| HYB18L256160BC-75 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DRAMs for Mobile Applications |
| HYB18L256160BCL-7.5 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:DRAMs for Mobile Applications 256-Mbit Mobile-RAM |
| HYB18L256160BCX-7.5 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:DRAMs for Mobile Applications 256-Mbit Mobile-RAM |
| HYB18L256160BF | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DRAMs for Mobile Applications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。