
MOTOROLA
4-14
INSTRUCTION SET
CPU32
REFERENCE MANUAL
Figure 4-2 Instruction Description Format
X Set the same as the carry bit.
N
Undefined.
Z Cleared if the result is nonzero. Unc
V Undefined.
C Set if a decimal carry was generate
NOTE
Register Rx field - Specifies the destin
If R/M = 0, specifies a data register
If R/M = 1, specifies an address regi
R/M field - Specifies the operand addr
0 - the operation is data register to
1 - the operation is memory to mem
Register Ry field - Specifies the sourc
If R/M = 0, specifies a data regist
If R/M = 1, specifies an address
R/M Field: 0 = Data Register to Data Register
If R/M = 0, Rx and Ry are Data Registers
If R/M = 1, Rx and Ry are Address Registers for th
Instruction Fields:
INSTRUCTION NAME
OPERATION DESCRIPTION
ASSEMBLER SYNTAX FOR THIS INSTRUCTION
SIZE ATTRIBUTE
TEXT DESCRIPTION OF INSTRUCTION OPERATION
CONDITION CODE EFFECTS
ABCD
Operation:
Assembler
Syntax:
MEANINGS AND ALLOWED VALUES (FOR THE VARIOUS
FIELDS REQUIRED BY THE INSTRUCTION FORMAT)
Add Decim
Source + Destination + X
ABCD Dy,Dx
ABCD - (Ay), - (Ax)
Attributes:
Size = (Byte)
Condition Codes:
X
INSTRUCTION FORMAT (THIS SPECIFIES THE BIT PATTERN AND
FIELDS OF THE OPERATION AND COMMAND WORDS, AND ANY
OTHER WORDS THAT ARE ALWAYS PART OF THE
INSTRUCTION.) THE EFFECTIVE ADDRESS EXTENSIONS ARE
NOT EXPLICITLY ILLUSTRATED. THE EXTENSION WORDS (IF
ANY) FOLLOW IMMEDIATELY AFTER THE ILLUSTRATED
PORTIONS OF THE INSTRUCTIONS.
Normally the Z condition code bit is
an operation. This allows successf
of multiple-precision operations.
Description:
Adds the source operation
and stores the result in the destinatio
decimal arithmetic. The operands, w
different ways:
1. Data register to data register:
specified in the instruction.
2. Memory to memory: The opera
addressing mode using the add
Instruction Format:
15
1
N
U
Z
V
U
C
14
1
13
0
12
0
11
10
REGISTER Rx
1
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.