
CPU32
REFERENCE MANUAL
MOTOROLA
xi
Figure
Title
Page
1-1
1-2
2-1
2-2
2-3
2-4
2-5
2-6
3-1
3-2
3-3
3-4
3-5
3-6
4-1
4-2
4-3
4-4
4-5
6-1
6-2
6-3
6-4
6-5
6-6
6-7
6-8
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
7-9
7-10
7-11
7-12
8–1
8-2
Loop Mode Instruction Sequence ................................................................... 1-3
CPU32 Block Diagram ................................................................................... 1-7
User Programming Model .............................................................................. 2-2
Supervisor Programming Model Supplement ................................................. 2-2
Status Register ............................................................................................... 2-3
Data Organization in Data Registers .............................................................. 2-4
Address Organization in Address Registers ................................................... 2-5
Memory Operand Addressing ........................................................................ 2-7
Single-Effective-Address Instruction Operation Word .................................... 3-1
Effective Address Specification Formats ...................................................... 3-10
Using SIZE in the Index Selection ................................................................ 3-12
Using Absolute Address with Indexes .......................................................... 3-12
Addressing Array Items ................................................................................ 3-13
M68000 Family Address Extension Words .................................................. 3-15
Instruction Word General Format ................................................................... 4-2
Instruction Description Format ..................................................................... 4-14
Table Example 1 ........................................................................................ 4-188
Table Example 2 ........................................................................................ 4-189
Table Example 3 ........................................................................................ 4-191
Exception Stack Frame .................................................................................. 6-4
Reset Operation Flowchart ............................................................................. 6-6
Format $0 — Four-Word Stack Frame ......................................................... 6-22
Format $2 — Six-Word Stack Frame ........................................................... 6-22
Internal Transfer Count Register .................................................................. 6-23
Format $C — BERR Stack for Prefetches and Operands ............................ 6-24
Format $C — BERR Stack on MOVEM Operand ........................................ 6-24
Format $C — Four- and Six-Word BERR Stack .......................................... 6-24
In-Circuit Emulator Configuration ................................................................... 7-2
Bus State Analyzer Configuration .................................................................. 7-2
BDM Block Diagram ....................................................................................... 7-3
BDM Command Execution Flowchart ............................................................ 7-6
Debug Serial I/O Block Diagram .................................................................... 7-8
Serial Interface Timing Diagram ..................................................................... 7-9
BKPT Timing for Single Bus Cycle ............................................................... 7-10
BKPT Timing for Forcing BDM ..................................................................... 7-10
BKPT/DSCLK Logic Diagram ....................................................................... 7-11
Command-Sequence-Diagram Example ...................................................... 7-13
Functional Model of Instruction Pipeline ....................................................... 7-26
Instruction Pipeline Timing Diagram ............................................................. 7-26
Block Diagram of Independent Resources ..................................................... 8-2
Simultaneous Instruction Execution ............................................................... 8-4
LIST OF ILLUSTRATIONS
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.