
CPU32
REFERENCE MANUAL
INSTRUCTION SET
MOTOROLA
4-11
To specify conditions for change in program control, condition codes must be substi-
tuted for the letters “cc” in conditional program control opcodes. Condition test mne-
monics are given below. Refer to
4.3.10 Condition Tests
for detailed information on
condition codes.
CC—Carry clear
CS—Carry set
EQ—Equal
F—False*
GE—Greater or equal
GT—Greater than
HI—High
LE—Less or equal
LS—Low or same
LT—Less than
MI—Minus
NE—Not equal
PL—Plus
T—True
VC—Overflow clear
VS—Overflow set
*Not applicable to the Bcc instruction
4.3.9 System Control Instructions
Privileged instructions, trapping instructions, and instructions that use or modify the
condition code register provide system control operations. All of these instructions
cause the processor to flush the instruction pipeline.
Table 4-9
summarizes the in-
structions. The preceding list of condition tests also applies to the TRAPcc instruction.
Refer to
4.3.10 Condition Tests
for detailed information on condition codes.
JMP
JSR
NOP
ea
ea
none
none
none
none
Destination
→
PC
SP – 4
→
SP; PC
→
(SP); destination
→
PC
PC + 2
→
PC
Returns
16
none
RTD
RTR
#
d
none
(SP)
→
PC; SP + 4 + d
→
SP
(SP)
→
CCR; SP + 2
→
SP; (SP)
→
PC;
SP + 4
→
SP
(SP)
→
PC; SP + 4
→
SP
RTS
none
none
Table 4-9 System Control Operations
Instruction
Syntax
Size
Privileged
16
16
16
16
32
32
32
32
8, 16, 32
Operation
ANDI
EORI
MOVE
#
data
, SR
#
data
, SR
ea
, SR
SR,
ea
USP, An
An, USP
Rc, Rn
Rn, Rc
Rn,
ea
ea
, Rn
#
data
, SR
Data
SR
→
SR
Data
⊕
SR
→
SR
Source
→
SR
SR
→
Destination
USP
→
An An
→
USP
MOVEA
MOVEC
Rc
→
Rn
Rn
→
Rc
Rn
→
Destination using DFC
Source using SFC
→
Rn
Data
+
SR
→
SR
MOVES
ORI
16
Table 4-8 Program Control Operations
Instruction
Syntax
Operand Size
Operation
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.