
CPU32
REFERENCE MANUAL
INSTRUCTION SET
MOTOROLA
4-3
Besides the operation code, which specifies the function to be performed, an instruc-
tion defines the location of every operand for the function. Instructions specify an op-
erand location in one of three ways:
Register specification
A register field of the instruction contains the
number of the register.
An effective address field of the instruction con-
tains address mode information.
The definition of an instruction implies the use of
specific registers.
Effective address
Implicit reference
The register field within an instruction specifies the register to be used. Other fields
within the instruction specify whether the register is an address or data register and
how it is to be used.
SECTION 3 DATA ORGANIZATION AND ADDRESSING CA-
PABILITIES
contains detailed register information.
4.2.1 Notation
Except where noted, the following notation is used in this section:
Data
Immediate data from an instruction
Destination contents
Source contents
Location of exception vector
Destination
Source
Vector
An
Any address register (A7 to A0)
Address registers used in computation
Any data register (D7 to D0)
Control register (VBR, SFC, DFC)
Any address or data register
Data registers, high and low order 32 bits of product
Data registers, division remainder, division quotient
Data registers, used in computation
Data registers, table interpolation values
Index register
Ax, Ay
Dn
Rc
Rn
Dh, Dl
Dr, Dq
Dx, Dy
Dym, Dyn
Xn
[An]
cc
d
#
Address extension
Condition code
Displacement
Example: d
16 is a 16-bit displacement
Effective address
Immediate data; a literal integer
Assembly program label
List of registers
Example: D3–D0
Bits of an operand
Examples: [7] is bit 7; [31:24] are bits 31 to 24
Contents of a referenced location
Example: (Rn) refers to the contents of Rn
ea
#
data
label
list
[...]
(...)
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.