- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379830 > CDB8952 (Cirrus Logic, Inc.) CrystalLAN 100BASE-X and 10BASE-T Transceiver PDF資料下載
參數(shù)資料
| 型號： | CDB8952 |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | CrystalLAN 100BASE-X and 10BASE-T Transceiver |
| 中文描述： | CrystalLAN個100Base - X和10Base - T的收發(fā)器 |
| 文件頁數(shù)： | 66/82頁 |
| 文件大?。?/td> | 1130K |
| 代理商： | CDB8952 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
CS8952
66
CrystalLAN
100BASE-X and 10BASE-T Transceiver
7.7
The following PCB layout recommendations will
help ensure reliable operation of the CS8952 and
good EMC performance.
General Layout Recommendations
Use a multilayer Printed Circuit Board with at
least one ground and one power plane. A typi-
cal +5V MII application would be as follows:
Layer 1: (top) Components and first choice sig-
nal routing
Layer 2: Ground
Layer 3: Power (+5V)
Layer 4: (bottom) Second choice signal rout-
ing, bypass components
Place transformer TI as close to the RJ45 connec-
tor as possible with the secondary (network) side
facing the RJ45 and the primary (chip) side facing
the analog side (pins 76-100) of CS8952. Place
the CS8952 in turn as close to T1 as pos
sible.
Use the bottom layer for signal routing as a sec-
ond choice. You may place all components on
the top layer. However, bypass capacitors are
optimally placed as close to thechip as possible
and may be best located underneath the
CS8952 on the bottom layer. Termination com-
ponents at the RJ-45 and fiber transceiver may
also be optimally placed on the bottom layer.
Connect a 0.1
μ
F bypass capacitor to each
CS8952 VDD and VDD_MII pin. Place it as
closeto itscorresponding powerpin as possible
and connect the other lead directly to the
ground plane.
The 4.99K reference resistor should be placed
as close to the RES pin as possible. Connect the
other end ofthis resistor to the ground plane us-
ing a via. Connect the adjacent VSS pins (pins
85 and 87) to the grounded end of the resistor
forming a shield as illustrated in Figure
8
.
Controlled impedance is necessary for critical
signals
TX+/-,
RX+/-,
RX_NRZ+/-. These should berun as microstrip
TX_NRZ+/-,
and
transmission lines (100
differential, 50
sin-
gle-ended). The MII signals should be 68
mi-
crostrip transmission lines. (For short MII
signal paths one may standardize on a given
trace width for all traces without significant
degradation in signal integrity.)
Avoid routing traces other than the TX and RX
signals under transformer T1 and the RJ45 con-
nector. Signals may run on the bottom side un-
derneath the CS8952 as long as they stay away
from critical analog traces.
Connect all CS8952 ground and power pins di-
rectly to the ground and power planes, respec-
tively. Note: The VDD_MII power pins may
needtheirown powerplaneorplanesegmentin
+3.3 V MII applications.
Depending on the orientation and location of
the transformer, the CS8952, and the RJ-45,
and on whether the application is for a NIC or a
switch, the RX and TX pairs may need to cross.
This should be done by changing layers on a
pair by pair basis only, using the minimum
number of vias, and making sure that each trace
within a pair “sees” the same path as its peer.
Figure
6
shows the CS8952 in a NIC or adapter
configuration. Itmay beconfigured fora hub or
repeater application by changing the wiring to
the RJ-45 as shown in Table
8
.
Differential pair transmission lines should be
routed close together (one trace width spacing
edge-to-edge)and kept at least two tracewidths
away from other traces, components, etc. TX
and RX pairs should be routed away from each
other and may use opposite sides of the PCB as
necessary, Each member of the differential pair
should “see” the same PCB terrain as its peer.
Unused spaces on the signal layers should be
filled with ground fill (pour). Vias should con-
nect the ground patches to the ground plane.
This is especially recommended (symmetrical-
相關PDF資料 |
PDF描述 |
|---|---|
| CDBH38D18 | POWER INDUCTORS |
| CDBM128 | POWER INDUCTORS |
| CDBM73MN | POWER INDUCTORS |
| CDBM7D28 | POWER INDUCTORS |
| CDC112 | 1-Line To 9-Line Differential LVPECL Clock Driver(1線-9線差分 LVPECL時鐘驅(qū)動器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CDB8952T | 功能描述:以太網(wǎng)開發(fā)工具 Eval Bd 100BASE-TX/ 10BASE-T Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| CDB-9PF | 制造商:HRS 制造商全稱:HRS 功能描述:CD CRIMP TYPE CONNECTOR |
| CDB-9SF | 制造商:HRS 制造商全稱:HRS 功能描述:CD CRIMP TYPE CONNECTOR |
| CDBA1100 | 制造商:COMCHIP 制造商全稱:Comchip Technology 功能描述:SMD Schottky Barrier Rectifier |
| CDBA1100-G | 功能描述:肖特基二極管與整流器 SCHOTTKY DIODE 1A, 100V RoHS:否 制造商:Skyworks Solutions, Inc. 產(chǎn)品:Schottky Diodes 峰值反向電壓:2 V 正向連續(xù)電流:50 mA 最大浪涌電流: 配置:Crossover Quad 恢復時間: 正向電壓下降:370 mV 最大反向漏泄電流: 最大功率耗散:75 mW 工作溫度范圍:- 65 C to + 150 C 安裝風格:SMD/SMT 封裝 / 箱體:SOT-143 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。