參數(shù)資料
型號(hào)： BT848A
英文描述： Single-Chip Video Capture for PCI
中文描述： 單芯片的PCI視頻捕捉
文件頁數(shù)： 80/141頁
文件大?。?/td> 1149K
代理商： BT848A
Bt848/848A/849A
Single-Chip Video Capture for PCI
Brooktree
70
E
LECTRICAL
I
NTERFACES
General Purpose I/O Port
L848A_A
Table 13. Synchronous Pixel Interface (SPI) GPIO Signals
GPIO
Signal
Description
Pin
Number
[23]
HRESET
A 64-clock-long active low pulse. It is output following the rising edge of
CLKx1. The falling edge of HRESET indicates the beginning of a new video
line.
82
[22]
VRESET
An active low signal that is at least two lines long (for non-VCR sources,
VRESET is normally six lines long). It is output following the rising edge of
CLKx1. The falling edge of VRESET indicates the beginning of a new field of
video output. The falling edge of VRESET lags the falling edge of HRESET
by two clock cycles at the start of an odd field. At the start of even fields, the
falling edge of VRESET is in the middle of a scan line, horizontal count
(HPIXEL/2)+1, on scan line 263 for NTSC and scan line 313 for PAL.
83
[21]
HACTIVE
An active high signal that indicates the beginning of the active video and is
output following the rising edge of CLKx1. The HACTIVE flag is used to indi-
cate where nonblanking pixels are present. The start and the end of the
HACTIVE signal can be adjusted by programming the HDELAY and HAC-
TIVE registers.
84
[20]
DVALID
An active high pixel qualifier that indicates whether or not the associated
pixel is valid. DVALID is independent of the HACTIVE and VACTIVE signals.
DVALID indicates which pixels are valid. DVALID will toggle high outside of
the active window, indicating a valid pixel outside the programmed active
region.
85
[19]
CBFLAG
An active high pulse that indicates when Cb data is being output on the
chroma stream. During invalid pixels, CBFLAG holds the value of the last
valid pixel.
86
[18]
FIELD
When high, indicates that an even field (field 2) is being output; when low it
indicates that an odd field (field 1) is being output. The transition of FIELD is
synchronous with the end of active video (i.e. the trailing edge of ACTIVE).
The same information can also be derived by latching the HRESET signal
with VRESET.
87
[17]
VACTIVE
An active high signal that indicates the beginning of the active video and is
output following the rising edge of CLKx1. The VACTIVE flag is used to indi-
cate where nonblanking pixels are present. The start and the end of the VAC-
TIVE signal can be adjusted by programming the VDELAY and VACTIVE
registers.
88
[16]
VBISEL
An active high signal that indicates the beginning and end of the vertical
blanking interval. The end of VBISEL will adjust accordingly when VDELAY is
changed.
89
[15:8]
Y[7:0]
Digital pins for the luminance component of the video data stream.
92–99
[7:0]
CrCb[7:0]
Digital pins for the chrominance component of the video data stream
110–117
相關(guān)PDF資料
PDF描述
BT849A Single-Chip Video Capture for PCI
BT8510EPJC PCM Transceiver
BT857KPJ Color Encoder Circuit
BT8958EHJ50 xDSL Interface
BT8953AEPFC xDSL Interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BT848AKPF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip Video Capture for PCI
BT848KPF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip Video Capture for PCI
BT849A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip Video Capture for PCI
BT849AKPF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip Video Capture for PCI
BT850-SA 功能描述:BTV4.2 DUAL MODE USB HCI MODULE 制造商:laird - wireless & thermal systems 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*