- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369517 > BT848A Single-Chip Video Capture for PCI PDF資料下載
參數(shù)資料
| 型號： | BT848A |
| 英文描述： | Single-Chip Video Capture for PCI |
| 中文描述： | 單芯片的PCI視頻捕捉 |
| 文件頁數(shù)： | 55/141頁 |
| 文件大?。?/td> | 1149K |
| 代理商： | BT848A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁
Brooktree
45
F
UNCTIONAL
D
ESCRIPTION
Video and Control Data FIFO
L848A_A
Bt848/848A/849A
Single-Chip Video Capture for PCI
The DMA Controller will guarantee that the FIFO does not fill, therefore the
VDFC has no responsibility for FIFO overruns. The DMA Controller will be able
to resynchronize to data streams that are shorter or longer than expected.
Note that planar mode and packed mode data can be present in the FIFOs at the
same time if a bus access latency persists across a FIELD transition, or if packed
VBI data proceeds planar YCrCb data.
Physical Implementation
The three FIFO outputs are delivered in parallel so that the DMA Controller can
monitor the FIFOs and perform skipping (reading and discarding data), if neces-
sary, on all three simultaneously.
Due to the latency in determining the number of DWORDs placed in each
FIFO, a FIFO Full (FFULL) condition is indicated prior to the FIFO count reach-
ing the maximum FIFO size. The FIFO is considered FFULL when the FIFO
Count (FCNT) value equals or exceeds the FFULL value.
A read must occur on the same cycle as FFULL, otherwise data will overflow
and will be overwritten. The maximum bus latencies for various video formats and
modes are shown in Table 10.
FIFO Input/Output Rates
The input and output ports of the Bt848’s FIFO can operate simultaneously and are
asynchronous to one another.
The maximum FIFO input rate would be for consecutive writes of PAL video at
17.73 MHz. However, there will never be consecutive-pixel-cycle writes to the
same FIFO. The fastest FIFO write sequence is F1, F2, F1, F3. Therefore, the fast-
est write rate to any FIFO is less than or equal to half of the pixel rate.
The maximum FIFO output read rate is one FIFO word at the PCI clock rate (33
MHz). All three FIFOs can be read simultaneously. Some bus systems may be de-
signed with PCI clocks slower than 33 MHz. The Bt848 data FIFO only supports
systems where the maximum input data rate is less than the output data rate. It can
support a input video clock (17.73 MHz) faster than the PCI clock (16 MHz) as
long as the video data rate does not exceed the available PCI burst rate.
FSIZE1 = 70
FSIZE2 = 35
FSIZE3 = 35
FSIZET = 140
FFULL1 = 68
FFULL2 = 34
FFULL3 = 34
FFULLT = 136
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BT849A | Single-Chip Video Capture for PCI |
| BT8510EPJC | PCM Transceiver |
| BT857KPJ | Color Encoder Circuit |
| BT8958EHJ50 | xDSL Interface |
| BT8953AEPFC | xDSL Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BT848AKPF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip Video Capture for PCI |
| BT848KPF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip Video Capture for PCI |
| BT849A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip Video Capture for PCI |
| BT849AKPF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip Video Capture for PCI |
| BT850-SA | 功能描述:BTV4.2 DUAL MODE USB HCI MODULE 制造商:laird - wireless & thermal systems 系列:* 零件狀態(tài):在售 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復。