- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369517 > BT848A Single-Chip Video Capture for PCI PDF資料下載
參數(shù)資料
| 型號(hào)： | BT848A |
| 英文描述： | Single-Chip Video Capture for PCI |
| 中文描述： | 單芯片的PCI視頻捕捉 |
| 文件頁(yè)數(shù)： | 67/141頁(yè) |
| 文件大?。?/td> | 1149K |
| 代理商： | BT848A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)當(dāng)前第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)
Brooktree
57
F
UNCTIONAL
D
ESCRIPTION
DMA Controller
L848A_A
Bt848/848A/849A
Single-Chip Video Capture for PCI
have some headroom in the FIFO to allow for more data to enter, while the PCI ini-
tiator is waiting for the target to respond. Hence, the Bt848 monitors the FIFO Al-
most Full (FAFULL) counts. The Difference between FFULL and FAFULL
provides the necessary headroom to handle target latency. Table 12 shows the
FIFO size and FIFO Full/Almost Full counts in units of DWORDs.
Prior to the DMA controller executing the address phase of a PCI write trans-
action to process a WRITE instruction, the FIFO count value must be below the
FAFULL level. At all other times, the FIFOs must be maintained below the FFULL
level. The FIFO counters for all three FIFOs are monitored for full/almost full con-
ditions in both planar and packed modes.
Once the DMA controller begins the PCI bus transaction, it has committed to a
target DMA start address. If the FIFO overflows while it is waiting for the target to
respond, then the initiator must terminate the transaction just after the target re-
sponds. This is due to the fact that the DMA controller will have to start discarding
the FIFO data, since the target pointer and the data are out of sync. This terminat-
ing condition will be communicated to the Bt848 device driver by setting an inter-
rupt bit that indicates interfacing to unreasonably slow targets.
If an instruction is exhausted while the FIFO is in an over-run condition, the
Bt848 DMA controller will continue discarding the FIFO data during the next
pre-fetched instruction as well. If the DMA controller runs out of RISC instruc-
tions, the FIFO continues to fill up, and PCI bus access is still denied, then the
DMA controller will continue discarding FIFO data for the remainder of that scan
line. Once the Bt848 DMA controller detects the EOL control bits from the FIFO,
it will attempt to gain access to the PCI bus and resynchronize itself with the RISC
instruction EOL status bits. However, if the DMA controller is not successful in
getting control of the bus, it will keep track of the number of scan lines discarded
out of the FIFO and will resynchronize itself with the RISC program based on the
number of EOL control signals detected.
The planar mode requires that the DMA controller give priority to the Y FIFO
to be emptied first. In the case that there is a very long latency in getting access to
the PCI bus, all three FIFOs will be almost full when the bus is finally granted.
While bursting the Y data, the CrCb data is likely to overflow. Attempting to deliv-
er data from each FIFO to the bus will yield poor bus performance. Preference is
given to the Y FIFO to finish the burst write operation, and if Cr or Cb FIFOs each
reach a full condition, then the DMA controller will discard their data in parallel to
delivering the Y data.
Table 12. FIFO Full/Almost Full Counts
FIFO
Size
FFULL
FAFULL
FIFO1
70
68
64
FIFO2
35
34
32
FIFO3
35
34
32
Total
140
136
128
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BT849A | Single-Chip Video Capture for PCI |
| BT8510EPJC | PCM Transceiver |
| BT857KPJ | Color Encoder Circuit |
| BT8958EHJ50 | xDSL Interface |
| BT8953AEPFC | xDSL Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BT848AKPF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip Video Capture for PCI |
| BT848KPF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip Video Capture for PCI |
| BT849A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip Video Capture for PCI |
| BT849AKPF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip Video Capture for PCI |
| BT850-SA | 功能描述:BTV4.2 DUAL MODE USB HCI MODULE 制造商:laird - wireless & thermal systems 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。