- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530 (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM8530 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁(yè)數(shù)： | 81/194頁(yè) |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)當(dāng)前第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)
Data Communication Modes Functional Description
AMD
4–29
The Tx Underrun/EOM status bit in RR0 will be set to ‘1’ by the SCC to indicate that an
underrun has occurred, and that either the CRC, or abort character, has been loaded into
the Transmit Shift Register for transmission. The Low-to-High transition of this bit may be
programmed to generate an External/Status interrupt or, if interrupts are disabled, may be
polled in RR0.
Hence, if the CRC check characters are to be properly appended to a frame, the Abort/
Flag on Underrun bit must be set to ‘0’, and the Reset Tx Underrun/EOM Command must
be issued after the first but before the last character is written to the Transmit Buffer. This
will ensure that either an abort or the CRC will be transmitted if an underrun occurs. Nor-
mally, the Abort/Flag on Underrun bit in WR10 should be set to ‘1’ around the same time
that the Tx Underrun/EOM bit is reset so that an abort will be sent if the transmitter acci-
dentally underruns, and then set to ‘0’ near the end of the frame to allow the correct trans-
mission of CRC.
Note that the Reset Tx Underrun/EOM command will not reset the status bit latch if the
transmitter is disabled. However, if no External/Status interrupts are pending, or if a Reset
External/Status Interrupt command accompanies this command while the transmitter is
disabled, an External/Status interrupt will be generated with the Tx Underrun/EOM bit
reset in RR0.
4.8.7
On the CMOS SCC, if bit D0 of WR15 is set to ‘1’, the option of having the Tx Underrun/
EOM bit be reset automatically at the start of every frame is provided via bit D1 of WR7’.
This helps alleviate the software burden of having to respond within one character time
when high speed data are being sent.
Auto T x Underrun/EOM Latc h Reset
4.8.8
The transmitter is enabled/disabled via bit D3 of WR5. Data transmission from the SCC
does not begin until this bit is set to ‘1’. Disabling the transmitter can be done at any time,
but if disabled during transmission of a character, that character will be “completely sent.”
This applies to both data and flags. However, if the transmitter is disabled during the
transmission of CRC, the 16-bit transmission will not be completed and the remaining bits
will be from WR7 (flag character).
T ransmitter Disabling
In the paragraph above, the term “completely sent” means shifted out the Transmit Shift
Register, not shifted out the zero-bit Inserter which adds an additional 5-bit delay.
On the NMOS SCC, if NRZI encoding is being used and the Transmitter is disabled the
state of the TxD pin will depend on the last bit sent. That is, the TxD pin may either idle in
a Low or High state as shown below in Figure 4–19. Although, in full-duplex applications
this may not be a problem, in half-duplex applications the TxD pin must be pulled high in
order to allow proper reception of data.
4.8.9
On the CMOS SCC, an option is provided that allows setting the TxD pin High when oper-
ating in SDLC Mode with NRZI encoding enabled. If bit D0 of WR15 is set to ‘1’, then bit
D3 of WR7’ can be used to set the TxD pin High. Note that the operation of this bit is in-
dependent of the Tx Enable bit in WR5. The Tx Enable bit in WR5 is used to disable and
enable the transmitter, whereas bit D3 of WR7’ acts as a pseudo transmitter disable and
enable by just forcing the TxD pin High when set even though the transmitter may actu-
ally be mark or flag idling. Care must be used when setting this bit because any character
being transmitted at the time this bit is set will be “chopped off,” and data written to the
transmit buffer while this bit is set will be lost.
NRZI Mode T ransmitter Disabling
When the transmit underrun occurs and the CRC and closing flag have been sent, bit D3
can be set to pull TxD High. When ready to start sending data again this bit must be reset
to ‘0’ before the first character is written to the transmit buffer. Note that resetting this bit
causes the TxD pin to take whatever state the NRZI encoder is in at the time so synchro-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM8530H | Serial Communications Controller |
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530ADC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530ADCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530AJC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530APC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。