- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530 (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM8530 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁(yè)數(shù)： | 63/194頁(yè) |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)
Data Communication Modes Functional Description
AMD
4–11
The character length may be changed at any time, but the desired length must be se-
lected before the character in the transmit buffer is transferred to the the Transmit Shift
Register. The easiest way to ensure this is to write to WR5 to change the character length
before writing the data to the transmit buffer.
4.5.2
In all modes of operation bit D0 (Parity Enable) of WR4 determines whether an additional
bit will be appended to each character sent as an indication of the “oddness” or “even-
ness” of the number of ‘1’ bits transmitted in the character. If this bit is set to ‘1’ an addi-
tional bit will be sent in addition to the number of bits specified in WR4, or by the data for-
mat used when transmitting less than five bits per character.
T x Parity
Bit D1 of WR4 determines the even/odd sense of this additional bit when Parity is en-
abled. If this bit is set to ‘1’, the transmitter adds a bit that makes the total number of ‘1’
bits in the character being transmitted even; if set to ‘0’, a bit will be added to make the
sum of ‘1’ bits in the character being transmitted odd.
4.5.3
The transmitter may be programmed to send a break condition (i.e., the TxD pin is pulled
Low) in all modes of operation via bit D4 of WR5. When this bit is set to ‘1’, the transmit-
ter suspends any data being transmitted at the time and sends continuous ‘0’s from the
first transmit clock edge after this command is issued, until the first transmit clock edge
after this bit is reset, at which point the transmitter continues to send the contents of the
Transmit Shift Register. The transmit clock edges referred to here are those that define
transmitted bit cell boundaries. Note that the TxD pin will be pulled Low whether or not
the transmitter is enabled.
Break Generation
4.5.4
There are two modem control signals associated with the transmitter on the SCC. The
RTS
pin is a general-purpose output that carries the inverted state of the RTS bit in WR5
(D1), and the
CTS
pin is a general-purpose input to the CTS status bit in RR0 (D5). How-
ever, if the Auto Enables Mode is selected (by setting D5 of WR3 to ‘1’), CTS becomes
an enable for the transmitter. That is, if Auto Enables is on and the
CTS
pin is HIGH the
transmitter will be disabled; while the
CTS
pin is LOW the transmitter will be enabled.
Note, however, that in all modes of operation, the Transmitter Enable bit must be set be-
fore the
CTS
pin can be used in this manner.
T ransmit Modem Control
If the SCC channel is programmed in Asynchronous mode, and the Auto Enable bit is set
to ‘1’, RTS will remain Low until the transmitter is completely empty and the last stop bit
has left the TxD pin. In SDLC and Synchronous modes, the
RTS
pin is just a general-
purpose output.
4.5.5
On the CMOS SCC, if bits D0 of WR15 and D2 of WR7’ are set to ‘1’ and the channel is
in SDLC Mode, the
RTS
pin may be reset early in the Tx Underrun routine and the
RTS
pin will remain active until the last zero bit of the closing flag leaves the TxD pin as shown
in Figure 4–10.
Auto
RTS
Reset
Note that in order for this to function properly, bits D3 and D2 of WR10 must be set to ‘1’
and ‘0’, respectively.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM8530H | Serial Communications Controller |
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530ADC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530ADCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530AJC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530APC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。