參數(shù)資料
型號(hào)： AM8530
廠商： Advanced Micro Devices, Inc.
英文描述： Serial Communications Controller
中文描述： 串行通信控制器
文件頁(yè)數(shù)： 23/194頁(yè)
文件大小： 797K
代理商： AM8530
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)
System Interface
AMD
2–5
2.3
Two control signals,
RD
and
WR
, are used by the SCC to time bus transactions. In addi-
tion, four other control signals,
CE
, D/
C
, A/
B
and
INTACK
are used to control the type of
bus transaction that will occur.
S Y S T EM T IMINGS
A bus transaction starts when the D/
C
and A/
B
pins are asserted prior to the negative
edge of the
RD
or
WR
signal. The coincidence of
CE
and
RD
or
CE
and
WR
latches the
state of D/
C
and A/
B
and starts the internal operation. The
INTACK
signal must have
been previously sampled High by a rising edge of PCLK for a read or write cycle to occur.
In addition to sampling
INTACK
, PCLK is used by the interrupt section to set the Interrupt
Pending (IP) bits.
The SCC generates internal control signals in response to a register access. Since
RD
and
WR
have no phase relationship with PCLK, the circuitry generating these internal
control signals provide time for metastable conditions to disappear. This results in a re-
covery time related to PCLK. This recovery time applies only between transactions involv-
ing the Am8530H/Am85C30, and any intervening transactions are ignored. This recovery
time is four PCLK cycles, measured from the falling edge of
RD
or
WR
for a read or write
cycle of any SCC register on the Am8530H-step and 3 or 3.5 PCLK cycles for the
Am85C30.
Note that
RD
and the
WR
inputs are ignored until
CE
is activated. The falling edge of
RD
and
WR
can be substituted for the falling edge of
CE
or vice versa for calculating proper
pulse width for
RD
or
WR
low. In other words, if
CE
goes active after
RD
or
WR
have
gone active for a read or a write cycle, respectively,
CE
must stay active as long as the
minimum pulse width for
RD
and
WR
.
2.3.1
The Read cycle timing for the SCC is shown in Figure 2–1. The A/
B
and D/
C
pins are
latched by the coincidence of
RD
and
CE
active.
CE
must remain Low and
INTACK
must
remain High throughout the cycle. The SCC bus drivers are enabled while
CE
and
RD
are
both Low. A read with D/
C
High does not disturb the state of the pointers and a read cycle
with D/
C
Low resets the pointers to zero after the internal operation is complete.
Read Cyc le
2.3.2
The Write cycle timing for the SCC is shown in Figure 2–2. The A/
B
and D/
C
pins are
latched by the coincidence of
WR
and
CE
active.
CE
must remain Low and
INTACK
must
remain High throughout the cycle. A write cycle with D/
C
High does not disturb the state
of the pointers and a write cycle with D/
C
Low resets the pointers to zero after the internal
operation is complete.
Write Cyc le
2.3.3
The Interrupt Acknowledge cycle timing for the SCC is shown in Figure 2–3. The state of
INTACK
is latched by the rising edge of PCLK. While
INTACK
is Low, the state of the
A/
B
, D/
C
, and
WR
pins is ignored by the SCC. Between the time
INTACK
is first sampled
Low and the time
RD
falls, the internal and external IEI/IEO daisy chains settle; this is
A.C. parameter #38 TdlAi (RD).
Interrupt Ac knowledge Cyc le
If there is an interrupt pending in the SCC, and IEI is High when
RD
falls, the Interrupt
Acknowledge cycle is intended for the SCC. This being the case, the SCC sets the appro-
priate Interrupt Under Service (IUS) latch, and places an interrupt vector on D0–D7. If the
falling edge of
RD
sets an IUS bit in the SCC, the
INT
pin goes inactive in response to the
falling edge. Note that there should be only one
RD
per Acknowledge cycle.
Another important fact is that the IP bits in the SCC are updated by a clock half the fre-
quency of PCLK, and this clock is stopped while the pointers point to RR2 and RR3; thus
the interrupt requests will be delayed if the pointers are left pointing at these registers.
相關(guān)PDF資料
PDF描述
AM8530H Serial Communications Controller
AM85C30-10PC Enhanced Serial Communications Controller
Am85C30 Serial Communications Controller
AM85C30 Enhanced Serial Communications Controller
AM85C30-8PC Enhanced Serial Communications Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM8530ADC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller
AM8530ADCB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller
AM8530AJC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller
AM8530APC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller
AM8530DC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*