- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530 (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM8530 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 43/194頁 |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
I/O Programming Functional Description
AMD
3–12
the status and unlock the FIFO by issuing an Error Reset command. DMA transfer of the
receive characters will then resume.
If Receive Interrupts on Special Condition Only is enabled and a Special Condition occurs
then, if a modified vector is read from RR2 or as the output of an
INTACK
cycle, that vec-
tor may indicate Receive Character Available instead of Receive Special Condition. The
reason is that if a character is received and simultaneously the Special condition occurs,
the priority circuitry gives Receive Character Available the highest priority and thus over-
rides the Special Condition. Note that a Receive Character Available itself does not gen-
erate an interrupts if Receive Interrupts on Special Condition Only is enabled. It is the
Special Condition that generates the interrupt.
In Am85C30, if the 10 x 19 Frame Status FIFO is enabled, the 3 byte Receive (Rx) FIFO
never locks. However, the DMA is disabled (only on overrun special condition), i.e. over-
runs do not lock the Rx FIFO, but do disable DMA. Interrupts are generated and remain
active until RESET ERROR command is issued.
3.7
The transmit interrupt request has only one source; it can be set only when WR8 (Trans-
mit Buffer) goes from full to empty. Note that this means that the transmit interrupt will not
be set until after the first character is written to the SCC.
T RANS MIT INT ERRUPT S
Transmit Interrupt occurs, if enabled, when the transmit buffer goes from a full to an
empty state, which happens when the buffered character is loaded into the transmit shift
register from the transmit buffer. In SDLC or other synchronous modes with the CRC gen-
erator enabled, the two CRC bytes that are attached to the data forces the transmit shift
register to be full. When the second byte of the CRC is loaded into the transmit shift regis-
ter, a Transmit Interrupt is generated if it is enabled.
Transmit interrupts are controlled by the Transmit Interrupt Enable bit in WR1 (D1). If the
interrupt capabilities of the SCC are not required, polling may be used. This is selected by
disabling the transmit interrupts and polling the Transmit Buffer Empty bit in RR0. When
the Transmit Buffer Empty bit is set, a character may be written to the SCC without fear of
writing over previous data. Another way of polling the SCC is to enable the transmit inter-
rupt and then reset the MIE bit in WR9. The processor may then poll the IP bits in RR3A
to determine when the Transmit Buffer is empty. Transmit interrupts should also be dis-
abled in the case of DMA transfer of the transmitted data.
While the transmit interrupts are enabled, the SCC will set the Transmit IP whenever the
Transmit Buffer becomes empty. This means that the Transmit Buffer must have been full
before the Transmit IP can be set. Thus, when the transmit interrupts are first enabled,
the Transmit IP will not be set until after the first character is written to the SCC.
In SDLC and Synchronous modes, one other condition can cause the Transmit IP to be
set. This occurs at the end of the CRC transmission. When the last bit of CRC has
cleared the Transmit Shift Register and the flag or sync character is loaded into the
Transmit Shift Register, the SCC will set the Transmit IP. Data for the new frame or mes-
sage to be transmitted may be written at this time. The Transmit Buffer Empty bit will be
set after each Transmit IP. At the end of a frame or message block of data where CRC is
to be sent next, no data will be written to the SCC (a Reset Tx IP command can be issued
to clear the Transmit IP). The Transmitter will then underflow, the CRC will be sent and
the Transmit Buffer Empty bit will be reset (indicating that data should not be written to
the SCC at this time). The Transmit Underrun/EOM bit will be set when the CRC is
loaded to indicate that the transmitter has underflowed. After the last bit of CRC has
cleared the Transmit Shift Register and the flag or sync character is loaded into the
Transmit Shift Register the SCC will set the Transmit IP. The Transmit Buffer Empty bit
will be set at this time, indicating that data for the new frame should be written. The
Transmit IP is reset either by writing data to WR8 or by issuing the Reset Transmit IP
Command in WR0. Ordinarily, the response to a transmit interrupt is to write more data to
the SCC; however, at end of a frame or meassage block of data where CRC is to be sent
next, the Reset Transmit IP command should be issued in lieu of data.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM8530H | Serial Communications Controller |
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530ADC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530ADCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530AJC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530APC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。