- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C970 (Advanced Micro Devices, Inc.) PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus PDF資料下載
參數(shù)資料
| 型號： | AM79C970 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| 中文描述： | PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線 |
| 文件頁數(shù)： | 90/168頁 |
| 文件大小： | 943K |
| 代理商： | AM79C970 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁當(dāng)前第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁
P R E L I M I N A R Y
AMD
1-957
Am79C970
will always be written to a sepa-
rate memory area. The interrupt
is generated when the “header”
bytes have been written to the
“header” memory area.
Read/Write accessible always.
The LAPPEN bit will be reset to
ZERO
by
H_RESET
S_RESET and will be unaffected
by STOP.
See Appendix D for more infor-
mation on the LAPP concept.
Disable Transmit Two Part De-
ferral (see Medium Allocation
section in Media Access Man-
agement fro more details). If
DXMT2PD is set, Transmit Two
Part Deferral will be disabled.
Read/Write accessible always.
DXMT2PD is cleared by H_RE-
SET or S_RESET and is not af-
fected by STOP.
Enable Modified Back-off Algo-
rithm (see Contention Resolution
section in Media Access Man-
agement for more details). If
EMBA is set, a modified back-off
algorithm is implemented.
Read/Write accessible always.
EMBA is cleared by H_RESET or
S_RESET and is not affected by
STOP.
Byte Swap. This bit is used to
choose between big and little En-
dian modes of operation. When
BSWP is set to a ONE, big En-
dian mode is selected. When
BSWP is set to ZERO, little En-
dian mode is selected.
When big Endian mode is se-
lected, the PCnet-PCI controller
will swap the order of bytes on
the AD bus during a data phase
on accesses to the FIFOs only.
Specifically, AD[31:24] becomes
BYTE0, AD[23:16] becomes
BYTE1,
AD[15:8]
BYTE2 and AD[7:0] becomes
BYTE3 when big Endian mode is
selected. When little Endian
mode is selected, the order of
bytes on the AD bus during a data
phase is: AD[31:24] is BYTE3,
AD[23:16] is BYTE2, AD[15:8] is
BYTE1 and AD[7:0] is BYTE0.
Byte swap only affects data
transfers that involve the FIFOs.
Initialization block transfers are
not affected by the setting of the
BSWP bit. Descriptor transfers
or
4
DXMT2PD
3
EMBA
2
BSWP
becomes
are not affected by the setting of
the BSWP bit. RDP, RAP and
BDP accesses are not affected
by the setting of the BSWP bit.
APROM transfers are not af-
fected by the setting of the BSWP
bit.
Note that the byte ordering of the
PCI bus is defined to be little en-
dian. BSWP must not be set to
ONE when the PCnet-PCI con-
troller operates in a PCI system.
BSWP is write/readable regard-
less of the state of the STOP bit.
BSWP is cleared by H_RESET
or S_RESET and is not affected
by STOP bit.
Reserved location. The default
value of this bit is a ZERO. Writ-
ing a ONE to this bit has no effect
on device function; If a ONE is
written to this bit, then a ONE will
be read back. Existing drivers
may write a ONE to this bit for
compatibility, but new drivers
should write a ZERO to this bit
and should treat the read value
as undefined.
Reserved location. The default
value of this bit is a ZERO. Writ-
ing a ONE to this bit has no effect
on device function. If a ONE is
written to this bit, then a ONE will
be read back. Existing drivers
may write a ONE to this bit for
compatibility, but new drivers
should write a ZERO to this bit
and should treat the read value
as undefined.
1
RES
0
RES
CSR4: Test and Features Control
Bit
Name
Description
Certain bits in CSR4 indicate the
cause of an interrupt. The regis-
ter is designed so that these indi-
cator bits are cleared by writing
ONEs to those bit locations. This
means that the software can read
CSR4 and write back the value
just read to clear the interrupt
condition.
Reserved locations. Written as
ZEROs and read as undefined.
Enable Test Mode operation.
Setting ENTST to ONE enables
internal test functions which are
useful only for stand alone inte-
grated circuit testing. In addition,
31–16
RES
15
ENTST
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C971VCW | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971KCW | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
| AM79C972BKCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BKIW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: |
| AM79C970AKC\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。