參數(shù)資料
型號(hào): AM79C970
廠商: Advanced Micro Devices, Inc.
英文描述: PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
中文描述: PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線
文件頁(yè)數(shù): 87/168頁(yè)
文件大?。?/td> 943K
代理商: AM79C970
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)當(dāng)前第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)
AMD
P R E L I M I N A R Y
1-954
Am79C970
completed. When IDON is set,
PCnet-PCI controller has read
the Initialization block from
memory.
When IDON is set,
INTA
is as-
serted if IENA = 1 and the mask
bit IDONM in CSR3 is clear.
IDON is set by the Buffer Man-
agement Unit after the initializa-
tion block has been read from
memory and cleared by writing a
“1”. Writing a “0” has no effect.
IDON is cleared by H_RESET or
S_RESET or by setting the
STOP bit.
Interrupt Flag indicates that one
or more following interrupt caus-
ing conditions has occurred:
BABL, MISS, MERR, MPCO,
RCVCCO, RINT, RPCO, TINT,
IDON, JAB or TXSTRT; and its
associated mask bit is clear. If
IENA = 1 and INTR is set,
INTA
will be active.
INTR is read only. INTR is
cleared by H_RESET, S_RE-
SET, setting the STOP bit or by
clearing all of the active individ-
ual interrupt bits that have not
been masked out.
Interrupt Enable allows
INTA
to
be active if the Interrupt Flag is
set. If IENA = 0 then
INTA
will be
disabled regardless of the state
of INTR.
IENA is set by writing a “1” and
cleared by writing a “0”. IENA is
cleared by H_RESET or S_RE-
SET or by setting the STOP bit.
Receive On indicates that the
Receive function is enabled.
RXON is set if DRX = 0 in
CSR15[1] after the START bit is
set. If INIT and START are set to-
gether, RXON will not be set until
after the initialization block has
been read in.
RXON is read only. RXON is
cleared
by
S_RESET or by setting the
STOP bit.
Transmit On indicates that the
Transmit function is enabled.
TXON is set if DTX = 0 in
CSR15[1] after the START bit is
set. If INIT and START are set to-
gether, TXON will not be set until
after the initialization block has
been read in.
7
INTR
6
IENA
5
RXON
H_RESET
or
4
TXON
TXON is read only. TXON is
cleared
by
S_RESET or by setting the
STOP bit.
Transmit Demand, when set,
causes the Buffer Management
Unit to access the Transmit De-
scriptor Ring without waiting for
the poll-time counter to elapse. If
TXON is not enabled, TDMD bit
will be reset and no Transmit De-
scriptor Ring access will occur.
TDMD is required to be set if the
DPOLL bit in CSR4 is set; setting
TDMD while DPOLL = 0 merely
hastens the PCnet-PCI control-
ler’s response to a Transmit De-
scriptor Ring Entry.
TDMD is set by writing a “1”. Writ-
ing a “0” has no effect. TDMD will
be cleared by the Buffer Manage-
ment Unit when it fetches a
Transmit Descriptor. TDMD is
cleared by H_RESET or S_RE-
SET and setting the STOP bit.
STOP assertion disables the chip
from all DMA activity. The chip
remains inactive until either
STRT or INIT are set. If STOP,
STRT and INIT are all set to-
gether, STOP will override STRT
and INIT.
STOP is set by writing a “1”, by
H_RESET or S_RESET. Writing
a “0” has no effect. STOP is
cleared by setting either STRT or
INIT.
STRT assertion enables PCnet-
PCI controller to send and re-
ceive frames, and perform buffer
management operations. Setting
STRT clears the STOP bit. If
STRT and INIT are set together,
PCnet-PCI controller initializa-
tion will be performed first.
STRT is set by writing a “1”. Writ-
ing a “0” has no effect. STRT is
cleared by H_RESET, S_RESET
or by setting the STOP bit.
INIT assertion enables PCnet-
PCI controller to begin the initiali-
zation procedure which reads in
the initialization block from mem-
ory. Setting INIT clears the STOP
bit. If STRT and INIT are set to-
gether, PCnet-PCI controller in-
itialization will be performed first.
INIT is not cleared when the
H_RESET
or
3
TDMD
2
STOP
1
STRT
0
INIT
相關(guān)PDF資料
PDF描述
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BKIW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk