參數(shù)資料
型號: AM79C970
廠商: Advanced Micro Devices, Inc.
英文描述: PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
中文描述: PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線
文件頁數(shù): 21/168頁
文件大小: 943K
代理商: AM79C970
AMD
P R E L I M I N A R Y
1-888
Am79C970
DETAILED FUNCTIONS
Bus Interface Unit (BIU)
The bus interface unit is built of several state machines
that run synchronously to CLK. One bus interface unit
state machine handles accesses where the PCnet-PCI
controller is the bus slave, and another handles ac-
cesses where the PCnet-PCI controller is the bus mas-
ter. All inputs are synchronously sampled. All outputs
are synchronously generated on the rising edge of CLK.
Bus Acquisition
The PCnet-PCI microcode (in the buffer management
section) will determine when a DMA transfer should be
initiated. The first step in any PCnet-PCI bus master
transfer is to acquire ownership of the bus. This task is
handled by synchronous logic within the BIU. Bus own-
ership is requested with the
REQ
signal and ownership
is granted by the arbiter through the
GNT
signal.
Figure 1 shows the PCnet-PCI controller bus acquisi-
tion.
GNT
is asserted at clock 3. The PCnet-PCI control-
ler starts driving AD[31:00] and C/
BE
[3:0] prior to clock
4.
FRAME
is asserted at clock 5 indicating a valid ad-
dress and command on AD[31:00] and C/
BE
[3:0].
ADSTEP (bit 7) in the PCI Command register is set to
ONE to indicated that the PCnet-PCI controller uses ad-
dress stepping. Address stepping in only used for the
first address phase of a bus master period.
18220C-3
FRAME
CLK
AD
C/
BE
REQ
GNT
1
2
3
4
5
ADDR
CMD
Figure 1. Bus Acquisition
Note that assertion of the STOP bit in CSR0 will not
cause a deassertion of the
REQ
signal. Note also that a
read of the RESET register, (I/O resource at offset 14h
from the PCnet-PCI I/O base address) will not cause a
deassertion of the
REQ
signal. Either of these actions
will cause the internal master state machine logic to
cease operations, but the
REQ
signal will remain active
until the
GNT
signal is asserted. Following either of the
above actions, on the next clock cycle after the
GNT
sig-
nal is asserted, the PCnet-PCI controller will deassert
the
REQ
signal.
Assertion of a minimum-width pulse on the
RST
pin will
cause the
REQ
signal to deassert immediately following
the assertion of the
RST
pin. In this case, the PCnet-PCI
controller will not wait for the assertion of the
GNT
signal
before deasserting the
REQ
signal.
相關(guān)PDF資料
PDF描述
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BKIW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk