- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C970 (Advanced Micro Devices, Inc.) PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus PDF資料下載
參數(shù)資料
| 型號： | AM79C970 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| 中文描述： | PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線 |
| 文件頁數(shù)： | 108/168頁 |
| 文件大?。?/td> | 943K |
| 代理商： | AM79C970 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁當前第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁
P R E L I M I N A R Y
AMD
1-975
Am79C970
This register is always readable
and is cleared by H_RESET or
S_RESET or STOP.
A write to this register performs
an increment when the ENTST
bit in CSR4 is set.
CSR114: Receive Collision Count
Bit
Name
Description
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
Receive Collision Count. Indi-
cates the total number of colli-
sions
encountered
receiver since the last reset of the
counter.
RCC will roll over to a count of
ZERO from the value 65535.
The RCVCCO bit of CSR4 (bit 5)
will be set each time that this
occurs.
The RCC value is read accessi-
ble at all times, regardless of the
value of the STOP bit. Write op-
erations are ignored. RCC is
cleared
by
S_RESET or by setting the
STOP bit.
A write to this register performs
an increment when the ENTST
bit in CSR4 is set.
15–0
RCC
by
the
H_RESET
or
CSR122: Receive Frame Alignment Control
Bit
Name
Description
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
Reserved locations, written as
ZEROs and read as undefined.
Receive Packet Align. When set,
this bit forces the data field of ISO
8802-3 (IEEE/ANSI 802.3) pack-
ets to align to 0 MOD 4 address
boundaries (i.e. DWORD (dou-
ble-word) aligned addresses). It
is important to note that this fea-
ture will only function correctly if
all receive buffer boundaries are
DWORD aligned and all receive
buffers have 0 MOD 4 lengths. In
order to accomplish the data
alignment, the PCnet-PCI con-
troller simply inserts two bytes of
15–1
RES
0
RCVALGN
random data at the beginning of
the receive packet (i.e. before the
ISO 8802-3 (IEEE/ANSI 802.3)
destination address field). The
MCNT field reported to the re-
ceive descriptor will not include
the extra two bytes.
RCVALGN is cleared by H_RE-
SET or S_RESET and is not af-
fected by STOP.
Read/write accessible only when
STOP bit is set.
CSR124: Test Register 1
Bit
Name
Description
This register is used to place the
PCnet-PCI into various test
modes. Only the Runt Packet Ac-
cept is an user accessible test
mode. All other test modes are
for AMD internal use only.
ENTST must set before pro-
gramming
CSR124.
must be reset after writing to
CSR124 before writing to any
other register.
All bits in this register are cleared
by H_RESET or S_RESET and
are not affected by STOP.
Reserved locations. Written as
ZEROs and read as undefined.
Runt Packet Accept. This bit
forces the PCnet-PCI controller
receive logic to accept runt pack-
ets (packets shorter than 64
bytes). The state of the RPA bit
can be changed only when the
device is in the test mode (when
ENTST bit in CSR4 is set to
ONE).
To enable RPA, the user must
first write a ONE to the ENTST
bit. Next, the user must first write
a ONE to the RPA bit (CSR124,
bit 3). Finally, the user must write
a ZERO to the ENTST bit to take
the device out of test mode op-
eration. Once, the RPA bit has
been set to ONE, the device will
remain in the Runt Packet Accept
mode until the RPA bit is cleared
to ZERO.
Reserved locations. Written as
ZEROs and read as undefined.
ENTST
31–4
RES
3
RPA
2–0
RES
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C971VCW | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971KCW | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
| AM79C972BKCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BKIW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: |
| AM79C970AKC\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。