- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C970 (Advanced Micro Devices, Inc.) PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus PDF資料下載
參數(shù)資料
| 型號： | AM79C970 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| 中文描述： | PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線 |
| 文件頁數(shù)： | 110/168頁 |
| 文件大?。?/td> | 943K |
| 代理商： | AM79C970 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁當(dāng)前第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁
P R E L I M I N A R Y
AMD
1-977
Am79C970
BCR0: Master Mode Read Active
Bit
Name
Description
31–16 RES
Reserved locations. Written as
ZEROs and read as undefined.
Reserved locations. After H_RE-
SET, the value in this register will
be 0005h. The settings of this
register will have no effect on any
PCnet-PCI controller function.
Writes to this register have no ef-
fect on the operation of the
PCnet-PCI controller and will not
alter the value that is read.
15–0 MSRDA
BCR1: Master Mode Write Active
Bit
Name
Description
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
Reserved locations. After H_RE-
SET, the value in this register will
be 0005h. The settings of this
register will have no effect on any
PCnet-PCI controller function.
Writes to this register have no ef-
fect on the operation of the
PCnet-PCI controller and will not
alter the value that is read.
15–0 MSWRA
BCR2: Miscellaneous Configuration
Bit
Name
Description
Note that all bits in this register
are programmable through the
EEPROM PREAD operation.
Reserved locations. Written as
ZEROs and read as undefined.
Reserved location. Written and
read as ZERO.
When set, this bit allows external
loopback packets to pass onto
the network through the TMAU
interface, if the TMAU interface
has been selected. If the TMAU
interface has not been selected,
then this bit has no effect.
This bit is reset to ZERO by
H_RESET and is unaffected by
S_RESET or STOP.
Reserved locations. Written and
read as ZERO.
IEEE Shadow Ram Write En-
able. The PCnet-PCI controller
contains a shadow RAM on
board for storage of the IEEE ad-
dress
following
31–16 RES
15
RES
14
TMAULOOP
13–9
RES
8
IESRWE
the
serial
EEPROM read operation. Ac-
cesses to APROM I/O Re-
sources will be directed toward
this RAM. When IESRWE is set
to a ONE, then write access to
the shadow RAM will be enabled.
This bit is reset to ZERO by
H_RESET and is unaffected by
S_RESET or STOP.
Reserved location. The default of
this bit is zero. Writing a ONE to
this bit has no effect on the op-
eration
of
the
controller.
This reserved location is cleared
by H_RESET and is unaffected
by S_RESET or STOP.
Reserved locations. Written and
read as ZERO.
This bit selects one of two differ-
ent sleep modes.
If AWAKE=1 and the
SLEEP
pin
is asserted, the PCnet-PCI con-
troller goes into snooze mode. If
AWAKE=0 and the
SLEEP
pin is
asserted, the PCnet-PCI control-
ler goes into coma mode. See
Power Saving Modes section for
more details.
This bit only has meaning when
the 10BASE-T network interface
is selected.
This bit is reset to ZERO by
H_RESET and is unaffected by
S_RESET or STOP.
Auto Select. When set, the
PCnet-PCI controller will auto-
matically select the operating
media interface port. If ASEL has
been set to a ONE, then when the
10BASE-T transceiver is in the
link pass state (due to receiving
valid frame data and/or Link Test
pulses or the DLNKTST bit is
set), the 10BASE-T port will be
used. If ASEL has been set to a
ONE, then when the 10BASE-T
port is in the link fail state, the AUI
port will be used. Switching be-
tween the ports will not occur dur-
ing transmission, to avoid any
type of fragment generation.
When ASEL is set to ONE, Link
Beat Pulses will be transmitted
on the 10BASE-T port, regard-
less of the state of Link Status.
When ASEL is reset to ZERO,
Link Beat Pulses will only be
transmitted on the 10BASE-T
7
RES
PCnet-PCI
6–3
RES
2
AWAKE
1
ASEL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C971VCW | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971KCW | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
| AM79C972BKCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BKIW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: |
| AM79C970AKC\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。