參數(shù)資料
型號: AM79C970
廠商: Advanced Micro Devices, Inc.
英文描述: PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
中文描述: PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線
文件頁數(shù): 123/168頁
文件大?。?/td> 943K
代理商: AM79C970
AMD
P R E L I M I N A R Y
1-990
Am79C970
If a value other than those listed in the above table is de-
sired, CSR76 and CSR78 can be written after initializa-
tion is complete. See the description of the
appropriateCSRs.
When SSIZE32=1 (BCR20, bit 8), then the software
structures are defined to be 32 bits wide, and the RLEN
and TLEN fields in the initialization block are 4 bits wide,
occupying bits 23–20 (RLEN) and 31–28 (TLEN) and
the value in these fields determines the number of Re-
ceive and Transmit Descriptor Ring Entries (DRE)
which are used in the descriptor rings. Their meaning is
as follows:
R/TLEN
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
11XX
1X1X
# of DREs
1
2
4
8
16
32
64
128
256
512
512
512
If a value other than those listed in the above table is de-
sired, CSR76 and CSR78 can be written after initializa-
tion is complete. See the description of the appropriate
CSRs.
RDRA and TDRA
TDRA and RDRA indicate where the transmit and re-
ceive descriptor rings, respectively, begin. When
SSIZE32=1 (BCR20, bit 8), each DRE must be aligned
to a 16-byte boundary (TDRA [3:0]=0, RDRA [3:0]=0).
When SSIZE32=0 (BCR20, bit 8), each DRE must be
aligned to an 8-byte boundary (TDRA [2:0]=0, RDRA
[2:0]=0).
LADRF
The Logical Address Filter (LADRF) is a 64-bit mask that
is used to accept incoming Logical Addresses. If the first
bit in the destination address of the incoming frame (as
received from the wire) is a “1”, the address is deemed
logical. If the first bit is a “0”, it is a physical address and
is compared against the physical address that was
loaded through the initialization block.
A logical address is passed through the CRC generator,
producing a 32-bit result. The high order 6 bits of the
CRC is used to select one of the 64-bit positions in the
Logical Address Filter. If the selected filter bit is set, the
address is accepted and the frame is placed
intomemory.
18220C-34
47
1
0
1
Received Message
Destination Address
CRC
GEN
SEL
31
26
0
MUX
MATCH
MATCH = 1: Packet Accepted
MATCH = 0: Packet Accepted
63
0
6
64
Logical
Address Filter
(LADRF)
32-Bit Resultant CRC
25
Figure 32
.
Address Match Logic
相關PDF資料
PDF描述
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BKIW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關代理商/技術參數(shù)
參數(shù)描述
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk