- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385091 > AK4368EG (Asahi Kasei Microsystems Co.,Ltd) DAC with built-in PLL & HP-AMP PDF資料下載
參數(shù)資料
| 型號： | AK4368EG |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | DAC with built-in PLL & HP-AMP |
| 中文描述： | DAC，帶有內(nèi)置的鎖相環(huán) |
| 文件頁數(shù)： | 39/60頁 |
| 文件大小： | 817K |
| 代理商： | AK4368EG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
ASAHI KASEI
[AK4368EG]
MS0529-E-00
2006/07
- 39 -
2) DAC
→
Lineout
Power Supply
MCKO pin
BICK, LRCK pins
Don’t care
PDN pin
PMVCM, PMPLL,
PMDAC, MCKO bits
MCKI pin
(5)
SDTI pin
DAC Internal
State
PD
Normal Operation
PMLO bit
ATTL/R7-0 bits
00H(MUTE)
FFH(0dB)
LOUT/ROUT pins
(9)
LMUTE,
ATTS3-0 bits
10H(MUTE)
0FH(0dB)
(10) GD (11) 1061/fs
(Hi-Z)
PD
Normal Operation
00H(MUTE)
FFH(0dB)
(Hi-Z)
(10)
(11)
(9)
(9)
(10) (11)
Don’t care
Don’t care
(1) >150ns
(2)
>0
(8) >0 (at 3D OFF)
DACL,
DACR bits
(6) >0
3D1-0 bits
(when 3D is used)
(7) >0
“00”(3D OFF)
“01”(3D ON)
“00”
“01”
(8) >0 (at 3D ON)
Unstable
Unstable
Don’t care
Unstable
Unstable
(4) ~20ms
(3)
Don’t care
Unstable
Unstable
Unstable
Unstable
(8) >0 (at 3D OFF)
(8) >0 (at 3D ON)
(4) ~20ms
(7) >0
(6) >0
Figure 31. Power-up/down sequence of DAC and LOUT/ROUT (Don’t care: except Hi-Z)
(1) PDN pin should be set to “H” at least 150ns after power is supplied.
(2) PMVCM, PMPLL, PMDAC and MCKO bits should be changed to “1” after PDN pin goes “H”.
(3) The PLL executes when the system clock is input to MCKI.
(4) The PLL lock time is referred to Note 26. Type 1-4 frequency is indicated in Table 2.
(5) Table 1. After the PLL is locked, the MCKO pin outputs the master clock.
(6) The clocks (BICK, LRCK) generated by MCKO are needed to operate the DAC. When the PMDAC bit = “0”, these
clocks can be stopped. The LOUT/ROUT buffer can operate without these clocks.
(7) DACL and DACR bits should be changed to “1” after the PLL is locked
(8) When the 3D function is used, 3D1-0 bits should be changed to “01” after DACL and DACR bits are changed to “1”.
(9) PMLO bit is changed to “1”.
(10) When the PMLO bit is changed, pop noise is output from LOUT/ROUT pins.
(11) Analog output corresponding to the digital input has a group delay (GD) of 22fs(=499
μ
s@fs=44.1kHz).
(12) The ATS bit sets the transition time of the digital attenuator. Default value is 1061/fs(=24ms@fs=44.1kHz).
相關PDF資料 |
PDF描述 |
|---|---|
| AK4370 | 24-Bit 2ch DAC with HP-AMP & Output Mixer |
| AK4370VN | 24-Bit 2ch DAC with HP-AMP & Output Mixer |
| AK4371 | DAC with built-in PLL & HP-AMP |
| AK4371VN | DAC with built-in PLL & HP-AMP |
| AK4380 | 100dB 24 Bit 96KHz 2ch DAC(100dB的動態(tài)范圍，采樣率96KHz的24位音頻D/A轉換器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AK4368VG | 制造商:AKM 制造商全稱:AKM 功能描述:PLL & HP-AMP DAC |
| AK4370 | 制造商:AKM 制造商全稱:AKM 功能描述:24bit DAC with Headphone Amplifier |
| AK4370VN | 制造商:AKM 制造商全稱:AKM 功能描述:24-Bit 2ch DAC with HP-AMP & Output Mixer |
| AK4371 | 制造商:AKM 制造商全稱:AKM 功能描述:24bit DAC with Headphone Amplifier |
| AK4371VN | 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復。