參數(shù)資料
型號(hào)： ADSP-21060LCWZ-160
廠商： ANALOG DEVICES INC
元件分類： 數(shù)字信號(hào)處理
英文描述： 48-BIT, 40 MHz, OTHER DSP, CQFP240
封裝： THERMALLY ENHANCED, METRIC, HEAT SINK, CERAMIC, QFP-240
文件頁(yè)數(shù)： 48/48頁(yè)
文件大小： 481K
代理商： ADSP-21060LCWZ-160
ADSP-21060C/ADSP-21060LC
–9–
REV. B
Pin
Type
Function
SBTS
I/S
Suspend Bus Three-State. External devices can assert
SBTS (low) to place the external bus address,
data, selects and strobes in a high impedance state for the following cycle. If the ADSP-2106x
attempts to access external memory while
SBTS is asserted, the processor will halt and the memory
access will not be completed until
SBTS is deasserted. SBTS should only be used to recover from host
processor/ADSP-2106x deadlock, or used with a DRAM controller.
IRQ
2-0
I/A
Interrupt Request Lines. May be either edge-triggered or level-sensitive.
FLAG3-0
I/O/A
Flag Pins. Each is configured via control bits as either an input or output. As an input, it can be
tested as a condition. As an output, it can be used to signal external peripherals.
TIMEXP
O
Timer Expired. Asserted for four cycles when the timer is enabled and TCOUNT decrements to
zero.
HBR
I/A
Host Bus Request. Must be asserted by a host processor to request control of the ADSP-2106x’s
external bus. When
HBR is asserted in a multiprocessing system, the ADSP-2106x that is bus master
will relinquish the bus and assert
HBG. To relinquish the bus, the ADSP-2106x places the address,
data, select and strobe lines in a high impedance state.
HBR has priority over all ADSP-2106x bus
requests (
BR
6-1) in a multiprocessing system.
HBG
I/O
Host Bus Grant. Acknowledges an
HBR bus request, indicating that the host processor may take
control of the external bus.
HBG is asserted (held low) by the ADSP-2106x until HBR is released. In a
multiprocessing system,
HBG is output by the ADSP-2106x bus master and is monitored by all others.
CS
I/A
Chip Select. Asserted by host processor to select the ADSP-2106x.
REDY (O/D) O
Host Bus Acknowledge. The ADSP-2106x deasserts REDY (low) to add wait states to an asynchro-
nous access of its internal memory or IOP registers by a host. Open drain output (O/D) by default; can
be programmed in ADREDY bit of SYSCON register to be active drive (A/D). REDY will only be
output if the
CS and HBR inputs are asserted.
DMAR1
I/A
DMA Request 1 (DMA Channel 7).
DMAR2
I/A
DMA Request 2 (DMA Channel 8).
DMAG1
O/T
DMA Grant 1 (DMA Channel 7).
DMAG2
O/T
DMA Grant 2 (DMA Channel 8).
BR
6-1
I/O/S
Multiprocessing Bus Requests. Used by multiprocessing ADSP-2106xs to arbitrate for bus master-
ship. An ADSP-2106x only drives its own
BRx line (corresponding to the value of its ID
2-0 inputs) and
monitors all others. In a multiprocessor system with less than six ADSP-2106xs, the unused
BRx pins
should be pulled high; the processor’s own
BRx line must not be pulled high or low because it is an
output.
ID2-0
I
Multiprocessing ID. Determines which multiprocessing bus request (
BR1 – BR6) is used by ADSP-
2106x. ID = 001 corresponds to
BR1, ID = 010 corresponds to BR2, etc. ID = 000 in single-processor
systems. These lines are a system configuration selection which should be hardwired or only changed
at reset.
RPBA
I/S
Rotating Priority Bus Arbitration Select. When RPBA is high, rotating priority for multiprocessor
bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system con-
figuration selection which must be set to the same value on every ADSP-2106x. If the value of RPBA is
changed during system operation, it must be changed in the same CLKIN cycle on every ADSP-2106x.
CPA (O/D)
I/O
Core Priority Access. Asserting its
CPA pin allows the core processor of an ADSP-2106x bus slave
to interrupt background DMA transfers and gain access to the external bus.
CPA is an open drain
output that is connected to all ADSP-2106xs in the system. The
CPA pin has an internal 5 k
pull-up
resistor. If core access priority is not required in a system, the
CPA pin should be left unconnected.
DTx
O
Data Transmit (Serial Ports 0, 1). Each DT pin has a 50 k
internal pull-up resistor.
DRx
I
Data Receive (Serial Ports 0, 1). Each DR pin has a 50 k
internal pull-up resistor.
TCLKx
I/O
Transmit Clock (Serial Ports 0, 1). Each TCLK pin has a 50 k
internal pull-up resistor.
RCLKx
I/O
Receive Clock (Serial Ports 0, 1). Each RCLK pin has a 50 k
internal pull-up resistor.
相關(guān)PDF資料
PDF描述
ADSP-TS101SKB2250X 64-BIT, 125 MHz, OTHER DSP, PBGA484
ADT70GR-REEL7 ANALOG TEMP SENSOR-VOLTAGE, 2.49-2.51V, 1Cel, RECTANGULAR, SURFACE MOUNT
ADT7462ACPZ-500RL7 DIGITAL TEMP SENSOR-SERIAL, 8BIT(s), 4Cel, SQUARE, SURFACE MOUNT
ADTSM66SV KEYPAD SWITCH, SPST, MOMENTARY-TACTILE, 0.05A, 12VDC, 3.92 N, SURFACE MOUNT-STRAIGHT
ADTS644N/KV KEYPAD SWITCH, SPST, MOMENTARY-TACTILE, 0.05A, 12VDC, 1.57 N, THROUGH HOLE-STRAIGHT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21060LDW-148 制造商:Rochester Electronics LLC 功能描述:- Bulk
ADSP-21060LKB-160 功能描述:IC DSP CONTROLLER 32BIT 225 BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-21060LKBZ-160 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADSP-21060LKS-133 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 33MHz 33MIPS 240-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:FLOATING PT PROCESSOR, 3.3V, 33MHZ. - Bulk
ADSP-21060LKS-160 功能描述:IC DSP CONTROLLER 32BIT 240MQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*