參數(shù)資料
型號(hào): ADSP-21060LCWZ-160
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號(hào)處理
英文描述: 48-BIT, 40 MHz, OTHER DSP, CQFP240
封裝: THERMALLY ENHANCED, METRIC, HEAT SINK, CERAMIC, QFP-240
文件頁(yè)數(shù): 15/48頁(yè)
文件大?。?/td> 481K
代理商: ADSP-21060LCWZ-160
–22–
ADSP-21060C/ADSP-21060LC
REV. B
ADSP-21060C
ADSP-21060LC
Parameter
Min
Max
Min
Max
Unit
Timing Requirements:
tSSDATI
Data Setup before CLKIN
3 + DT/8
ns
tHSDATI
Data Hold after CLKIN
3.5 – DT/8
ns
tDAAK
ACK Delay after Address,
MSx,
SW, BMS1, 2
14 + 7 DT/8 + W
ns
tSACKC
ACK Setup before CLKIN
2
6.5 + DT/4
ns
tHACK
ACK Hold after CLKIN
–1 – DT/4
ns
Switching Characteristics:
tDADRO
Address,
MSx, BMS, SW Delay
after CLKIN
1
7 – DT/8
ns
tHADRO
Address,
MSx, BMS, SW Hold
after CLKIN
–1 – DT/8
ns
tDPGC
PAGE Delay after CLKIN
9 + DT/8
16 + DT/8
9 + DT/8
16 + DT/8
ns
tDRDO
RD High Delay after CLKIN
–2 – DT/8
4 – DT/8
–2 – DT/8
4 – DT/8
ns
tDWRO
WR High Delay after CLKIN
–3 – 3DT/16
4 – 3DT/16
–3 – 3DT/16
4 – 3DT/16
ns
tDRWL
RD/WR Low Delay after CLKIN
8 + DT/4
12.5 + DT/4
8 + DT/4
12.5 + DT/4
ns
tSDDATO Data Delay after CLKIN
19 + 5DT/16
19.25 + 5DT/16
ns
tDATTR
Data Disable after CLKIN
3
0 – DT/8
7 – DT/8
0 – DT/8
7 – DT/8
ns
tDADCCK ADRCLK Delay after CLKIN
4 + DT/8
10 + DT/8
4 + DT/8
10 + DT/8
ns
tADRCK
ADRCLK Period
tCK
ns
tADRCKH ADRCLK Width High
(tCK/2 – 2)
ns
tADRCKL ADRCLK Width Low
(tCK/2 – 2)
ns
W = (number of Wait states specified in WAIT register)
× t
CK.
NOTES
1The falling edge of
MSx, SW, BMS is referenced.
2ACK Delay/Setup: User must meet t
DAAK or tDSAK or synchronous specification tSACKC for deassertion of ACK (Low), all three specifications must be met for assertion
of ACK (High).
3See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.
Synchronous Read/Write—Bus Master
Use these specifications for interfacing to external memory
systems that require CLKIN—relative timing or for accessing a
slave ADSP-2106x (in multiprocessor memory space). These
synchronous switching characteristics are also valid during asyn-
chronous memory reads and writes (see Memory Read—Bus
Master and Memory Write—Bus Master).
When accessing a slave ADSP-2106x, these switching character-
istics must meet the slave’s timing requirements for synchronous
read/writes (see Synchronous Read/Write—Bus Slave). The
slave ADSP-2106x must also meet these (bus master) timing
requirements for data and acknowledge setup and hold times.
相關(guān)PDF資料
PDF描述
ADSP-TS101SKB2250X 64-BIT, 125 MHz, OTHER DSP, PBGA484
ADT70GR-REEL7 ANALOG TEMP SENSOR-VOLTAGE, 2.49-2.51V, 1Cel, RECTANGULAR, SURFACE MOUNT
ADT7462ACPZ-500RL7 DIGITAL TEMP SENSOR-SERIAL, 8BIT(s), 4Cel, SQUARE, SURFACE MOUNT
ADTSM66SV KEYPAD SWITCH, SPST, MOMENTARY-TACTILE, 0.05A, 12VDC, 3.92 N, SURFACE MOUNT-STRAIGHT
ADTS644N/KV KEYPAD SWITCH, SPST, MOMENTARY-TACTILE, 0.05A, 12VDC, 1.57 N, THROUGH HOLE-STRAIGHT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21060LDW-148 制造商:Rochester Electronics LLC 功能描述:- Bulk
ADSP-21060LKB-160 功能描述:IC DSP CONTROLLER 32BIT 225 BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21060LKBZ-160 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADSP-21060LKS-133 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 33MHz 33MIPS 240-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:FLOATING PT PROCESSOR, 3.3V, 33MHZ. - Bulk
ADSP-21060LKS-160 功能描述:IC DSP CONTROLLER 32BIT 240MQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤