
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
7560 Group
53
Fig. 58 Internal state of microcomputer immediately after reset
N
o
t
e
:
T
r
h
e
e
s
:
c
t
o
,
n
n
s
d
t
e
t
f
n
h
i
n
t
e
e
s
o
m
d
f
a
u
l
s
l
t
o
t
h
e
e
r
n
r
i
t
e
i
g
a
i
i
s
z
t
e
e
d
r
s
b
a
y
n
s
d
o
R
f
t
A
w
M
a
r
a
.
r
e
u
n
d
e
f
i
n
e
d
a
f
t
e
r
e
U
o
e
y
b
i
l
e
Register contents
0
1
A
d
0
0
d
r
0
e
s
s
1
1
6
0
3
1
6
0005
16
0
0
0
0
0
0
7
1
6
9
1
6
B
1
6
000D
16
0
0
F
1
6
0014
16
0016
16
0
1
0
1
7
1
6
9
1
6
001A
16
001B
16
001D
16
0020
16
0
2
0
2
0
2
1
1
6
2
1
6
3
1
6
0024
16
0025
16
0
2
0
2
6
1
6
7
1
6
0028
16
0029
16
0
2
0
2
0
3
A
1
6
B
1
6
2
1
6
0033
16
0034
16
0036
16
0037
16
0
3
0
3
8
1
6
9
1
6
003A
16
003B
16
003C
16
003D
16
0
3
E
1
6
003F
16
(P
S
)
(PC
H
)
(PC
L
)
(1
(1
(1
(1
(1
(1
0
)
1
)
2
)
3
)
4
)
5
)
(16)
(1
7
)
(18)
(1
(2
(2
9
)
0
)
1
)
(22)
(23)
(2
(2
4
)
5
)
(26)
(27)
(2
(2
(3
8
)
9
)
0
)
(31)
(32)
(3
(3
(3
(3
(3
3
)
4
)
(1
(2
(3
(4
(5
(6
(7
(8
(9
)
)
)
)
)
)
)
)
)
5
)
6
)
7
)
(38)
(39)
(40)
(4
(4
(4
1
)
2
)
3
)
T
i
m
e
r
Y
l
o
w
-
o
r
d
e
r
r
e
g
i
s
t
e
r
P
o
r
t
P
5
d
i
r
e
c
t
i
o
n
r
e
g
i
s
t
e
r
P
o
r
t
P
6
d
i
r
e
c
t
i
o
n
r
e
g
i
s
t
e
r
P
U
L
L
r
e
g
i
s
t
e
r
B
T
i
m
e
r
Y
h
i
g
h
-
o
r
d
e
r
r
e
g
i
s
t
e
r
S
e
r
i
a
l
I
/
O
1
c
o
n
t
r
o
l
r
e
g
i
s
t
e
r
UART control register
e
r
i
a
l
I
/
O
2
T
i
m
e
r
X
h
i
g
h
-
o
r
d
e
r
r
e
g
i
s
t
e
r
Timer X low-order register
Timer X mode register
i
m
e
r
Y
m
o
T
d
e
r
e
g
i
s
t
e
r
Timer 123 mode register
o
u
t
p
u
W
M
c
o
n
t
r
o
S
e
r
i
a
l
I
/
O
1
s
t
a
t
u
s
r
e
g
i
s
t
e
r
P
o
r
t
P
7
d
i
r
e
c
t
i
o
n
r
e
g
i
s
t
e
r
A-D control register
A
c
o
n
t
r
o
a
t
c
h
d
o
g
S
C
e
g
m
e
n
t
o
u
t
p
u
t
e
n
a
b
l
e
r
e
g
i
s
t
e
r
L
D
m
o
d
e
r
e
g
i
s
t
e
r
P
U
L
L
r
e
g
i
s
t
e
r
A
Interrupt edge selection register
P
U
m
o
d
e
r
e
g
i
s
C
t
e
r
Interrupt request register 1
Interrupt request register 2
Interrupt control register 1
In
t
e
r
r
u
p
t
c
o
n
t
r
o
c
e
s
s
o
r
s
t
a
r
o
g
r
a
m
c
o
u
n
r
o
l
r
e
g
i
s
t
e
r
2
P
t
u
s
r
e
g
i
s
t
e
r
P
t
e
r
P
o
r
t
P
4
d
i
r
e
c
t
i
o
n
r
e
g
i
s
t
e
r
P
o
r
t
P
2
d
i
r
e
c
t
i
o
n
r
e
g
i
s
t
e
r
P
o
r
t
P
3
o
u
t
p
u
t
c
o
n
t
r
o
l
r
e
g
i
s
t
e
r
P
o
r
t
P
1
d
i
r
e
c
t
i
o
n
r
e
g
i
s
t
e
r
P
o
r
t
P
0
d
i
r
e
c
t
i
o
n
r
e
g
i
s
t
e
r
Timer 1 register
Timer 2 register
Timer 3 register
A
D
c
o
n
v
e
r
s
i
o
n
l
o
w
-
o
r
d
e
r
r
e
g
i
s
t
e
r
1 1 1 0 0 0
0
0
1 0 0 0 0 0
0
0
0 0 1 1 1 1
1
1
1 0 0 1 0
0
1
0
1
0
1
0
0
0
1
0
1
6
00
16
00
16
6
6
6
FF
16
0
1
0
1
0
1
0
1
0
1
0
1
0
1
6
6
6
6
6
6
0
1
6
6
FF
16
F
1
FF
16
F
1
0
1
6
0
1
6
0
1
6
3
F
1
6
0
1
0
1
6
0
1
6
0
1
6
0
1
6
0
1
6
00
16
6
6
6
F
1
6
Contents of address FFFD
16
Contents of address FFFC
16
D-
l
r
e
g
i
s
t
e
r
W
t
i
m
e
r
c
o
n
t
r
o
l
r
e
g
i
s
t
e
r
D
-
A
1
c
o
n
v
e
r
s
i
o
n
r
e
g
i
s
t
e
r
D-A2 conversion register
S
c
o
n
t
r
o
l
r
e
g
i
s
t
e
r
T
O
U
T
/
φ
t
c
o
n
t
r
o
l
r
e
g
i
s
t
e
r
P
l
r
e
g
i
s
t
e
r
Watchdog timer (high-order)
(44)
(4
Watchdog timer (low-order)
6
01
16
00
16
0 0 0 1 0
0
0
0
3F
16
F
1
6
5
)
0015
16
K
e
y
i
n
p
u
t
c
o
n
t
r
o
l
r
e
g
i
s
t
e
r
0
1
6
0 0 0 0
1
0