- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360517 > 7560 7560 Group Datasheet Datasheet 1682K/JAN.14.03 PDF資料下載
參數(shù)資料
| 型號(hào)： | 7560 |
| 英文描述： | 7560 Group Datasheet Datasheet 1682K/JAN.14.03 |
| 中文描述： | 7560組數(shù)據(jù)表數(shù)據(jù)表1682K/JAN.14.03 |
| 文件頁(yè)數(shù)： | 27/90頁(yè) |
| 文件大?。?/td> | 1682K |
| 代理商： | 7560 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
7560 Group
26
Key Input Interrupt (Key-on Wake Up)
The key input interrupt is enabled when any of port P2 is set to in-
put mode and the bit corresponding to key input control register is
set to
“
1
”
.
A Key input interrupt request is generated by applying
“
L
”
level
voltage to any pin of port P2 of which key input interrupt is en-
abled. In other words, it is generated when AND of input level
goes from
“
1
”
to
“
0
”
. A connection example of using a key input in-
terrupt is shown in Figure 22, where an interrupt request is gener-
ated by pressing one of the keys consisted as an active-low key
matrix which inputs to ports P2
0
–
P2
3
.
Fig. 22 Connection example when using key input interrupt and port P2 block diagram
P
l
a
o
r
t
h
P
2
0
t
c
P
d
o
i
r
e
t
c
P
t
i
2
0
o
r
n
r
e
g
i
s
t
e
r
=
“
0
”
P
l
a
o
r
t
h
P
2
1
t
c
Port P2
direction register =
“
0
”
P
l
a
o
r
t
h
P
2
2
t
c
Port P2
direction register =
“
0
”
Port P2
3
latch
Port P2
3
direction register =
“
0
”
Port P2
4
latch
Port P2
4
direction register =
“
1
”
Port P2
5
latch
Port P2
direction register =
“
1
”
P
l
a
o
r
t
h
P
2
6
t
c
P
d
o
i
r
e
t
c
P
t
i
2
6
o
r
n
r
e
g
i
s
t
e
r
=
“
1
”
Port P2
7
latch
Port P2
7
direction register =
“
1
”
P
2
0
i
n
p
u
t
P2
1
input
P2
2
input
P
2
3
i
n
p
u
t
P
2
4
o
u
t
p
u
t
P
2
5
o
u
t
p
u
t
P
2
6
o
u
t
p
u
t
P
2
7
o
u
t
p
u
t
P
U
L
L
r
e
g
i
s
t
B
e
r
i
A
7
t
Port P2
Input reading circuit
P
“
L
o
r
t
l
e
P
v
X
e
x
o
”
l
u
t
p
u
t
CMOS output buffer
P-channel transistor for pull-up
K
e
y
i
n
p
u
t
i
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
P2
7
key input control bit
P
2
6
k
e
y
i
n
p
u
t
c
o
n
t
r
o
l
b
i
t
P
2
5
k
e
y
i
n
p
u
t
c
o
n
t
r
o
l
b
i
t
P
2
4
k
e
y
i
n
p
u
t
c
o
n
t
r
o
l
b
i
t
P
2
3
k
e
y
i
n
p
u
t
c
o
n
t
r
o
l
b
i
t
=
“
1
”
P
U
L
L
r
B
e
i
g
t
i
6
s
t
=
e
r
“
1
A
”
P
2
2
k
e
y
i
n
p
u
t
c
o
n
t
r
o
l
b
i
t
=
“
1
”
P
2
1
k
e
y
i
n
p
u
t
c
o
n
t
r
o
l
b
i
t
=
“
1
”
P2
0
key input control bit =
“
1
”
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 7561Z0001S13 | READER PANEL MOUNT |
| 7561Z0001S13LF | READER PANEL MOUNT |
| 7561Z0001S14 | READER PANEL MOUNT |
| 7561Z0001S14LF | READER PANEL MOUNT |
| 7561Z0001S15 | READER PANEL MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 7560 6 43 01 D | 制造商:Hummel 功能描述:Bulk |
| 7560 6 51 01 D | 制造商:Hummel 功能描述: |
| 7560_03 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 7560_0308 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Difference among various products |
| 7-5-600 | 功能描述:3M 600 SCOTCH TRANSPARENT FILM T 制造商:3m (tc) 系列:600 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。