
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
7560 Group
25
Fig. 20 Interrupt control
Fig. 21 Structure of interrupt-related registers
I
Notes on interrupts
When setting the followings, the interrupt request bit may be set to
“1”.
When switching external interrupt active edge
Related register: Interrupt edge selection register (address 3A
16
)
Timer X mode register (address 27
16
)
Timer Y mode register (address 28
16
)
When switching interrupt sources of an interrupt vector address
where two or more interrupt sources are allocated
Related register: Interrupt source selection bit of A-D control reg-
ister (bit 6 of address 34
16
)
When not requiring for the interrupt occurrence synchronous with
these setting, take the following sequence.
Set the corresponding interrupt enable bit to “0” (disabled).
Set the interrupt edge select bit (polarity switch bit) or the inter-
rupt source selection bit.
Set the corresponding interrupt request bit to “0” after 1 or more
instructions have been executed.
Set the corresponding interrupt enable bit to “1” (enabled).
I
n
I
t
e
t
r
r
r
u
r
p
u
t
t
r
e
e
q
n
u
a
e
b
s
l
e
t
b
b
i
i
t
t
n
e
p
I
n
t
e
r
r
u
p
t
d
i
s
a
b
l
e
f
l
a
g
(
I
)
BRK instruction
Reset
Interrupt request acceptance
b7
b0
In
(INTEDGE : address 003A
16
)
t
e
r
r
u
p
t
e
d
g
e
s
e
l
e
c
t
i
o
n
r
e
g
i
s
t
e
r
IN
I
N
I
N
N
T
0
T
1
T
2
o
t
i
i
i
s
n
n
n
t
t
t
e
e
e
d
r
r
r
r
r
r
(
u
u
u
“
p
p
p
0
t
t
t
e
e
e
a
d
d
d
t
g
g
g
r
e
e
e
a
s
s
s
d
e
e
e
i
n
l
l
l
e
e
e
g
c
c
c
)
t
t
t
i
i
i
o
o
o
n
n
n
b
b
b
i
i
i
t
t
t
u
e
”
e
In
(I
t
R
e
E
r
r
Q
u
p
1
t
:
r
e
a
q
d
u
d
e
r
e
s
s
t
s
r
e
0
g
0
i
3
s
t
C
1
e
r
1
IN
I
N
S
S
T
T
T
T
T
0
T
1
e
r
e
r
i
m
i
m
i
m
i
m
i
i
l
l
r
r
r
r
n
n
t
t
/
/
e
e
O
O
i
i
r
r
r
r
1
1
n
i
n
n
n
u
u
t
e
t
e
t
e
t
e
p
p
r
e
t
r
r
r
r
r
t
t
c
r
r
e
n
u
u
u
r
u
e
e
q
q
i
v
s
p
p
p
t
p
t
u
u
e
e
e
i
i
t
e
e
e
r
e
s
s
n
i
q
q
q
q
t
t
t
e
t
e
e
e
e
b
b
r
e
i
i
r
r
s
s
s
s
t
t
i
i
e
e
e
e
a
a
I
I
X
Y
2
3
u
r
t
t
t
t
p
u
b
b
b
b
t
t
t
t
t
i
t
r
e
r
q
e
u
q
e
u
s
e
t
t
b
i
t
i
t
a
r
r
r
m
t
t
r
n
u
u
u
u
p
i
i
i
s
b
i
r
r
In
(I
t
C
e
O
r
r
N
u
p
1
t
:
c
a
o
d
n
d
t
r
r
o
e
l
s
r
s
e
g
0
i
s
3
t
e
E
1
r
6
)
1
IN
I
N
S
S
T
T
T
T
T
0
T
1
e
r
e
r
i
m
i
m
i
m
i
m
i
i
l
l
r
r
r
r
n
n
Y
2
3
t
t
/
/
e
e
O
O
i
n
i
n
i
n
r
r
r
r
1
1
n
t
t
t
u
u
t
e
e
e
e
p
p
r
e
t
r
r
r
r
r
r
r
r
t
t
c
e
e
e
n
u
u
p
u
p
u
p
n
n
i
s
p
t
t
t
a
a
v
m
t
e
e
e
b
b
e
l
l
i
n
a
a
a
e
e
n
i
a
b
b
b
t
b
b
e
t
b
l
e
l
e
l
e
i
i
r
e
l
b
b
t
t
i
i
e
e
e
e
a
a
I
I
X
t
r
r
u
r
b
i
t
i
t
i
t
p
u
t
t
e
n
e
a
n
b
a
l
e
l
b
i
t
i
a
r
i
n
p
i
t
b
e
b
t
i
e
n
n
n
e
b
0
1
:
N
I
n
o
t
i
n
r
r
t
u
e
r
r
t
u
r
p
e
t
q
r
u
e
e
q
s
u
t
e
i
s
t
u
i
s
e
s
d
u
e
d
:
e
p
s
s
6
)
0
In
(I
t
R
e
E
r
r
Q
u
p
2
t
r
e
a
q
d
u
d
e
r
e
s
s
t
s
r
e
0
g
0
i
3
s
t
e
r
6
)
2
CNTR
0
interrupt request bit
CNTR
1
interrupt request bit
Timer 1 interrupt request bit
INT
2
interrupt request bit
Serial I/O2 interrupt request bit
Key input interrupt request bit
ADT/AD conversion interrupt request bit
Not used (
“
0
”
at reading)
:
D
1
Interrupt control register 2
(ICON2 : address 003F
16
)
CNTR
0
interrupt enable bit
CNTR
1
interrupt enable bit
Timer 1 interrupt enable bit
INT
2
interrupt enable bit
Serial I/O2 interrupt enable bit
Key input interrupt enable bit
ADT/AD conversion interrupt enable bit
Not used (
“
0
”
at reading)
(Write
“
0
”
to this bit)
0 : Interrupts disabled
1 : Interrupts enabled
0 : Falling edge active
1 : Rising edge active
b
7
b
0
b
7
b
0
b7
b0
b
0
7
b0