參數(shù)資料
型號: 7560
英文描述: 7560 Group Datasheet Datasheet 1682K/JAN.14.03
中文描述: 7560組數(shù)據(jù)表數(shù)據(jù)表1682K/JAN.14.03
文件頁數(shù): 51/90頁
文件大小: 1682K
代理商: 7560
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
7560 Group
50
Watchdog Timer
The watchdog timer gives a mean of returning to the reset status
when a program cannot run on a normal loop (for example, be-
cause of a software runaway).
The watchdog timer consists of an 8-bit watchdog timer L and a 6-
bit watchdog timer H. At reset or writing to the watchdog timer
control register (address 0037
16
), the watchdog timer is set to
3FFF
16
. When any data is not written to the watchdog timer con-
trol register (address 0037
16
) after reset, the watchdog timer is
stopped. The watchdog timer starts to count down from
3FFF
16
by writing to the watchdog timer control register and an internal re-
set occurs at an underflow. Accordingly, when using the watchdog
timer function, write the watchdog timer control register before an
underflow. The watchdog timer does not function when writing to
the watchdog timer control register has not been done after reset.
When not using the watchdog timer, do not write to it. When the
watchdog timer control register is read, the following values are
read:
G
value of high-order 6-bit counter
G
value of STP instruction disable bit
G
value of count source selection bit.
When the STP instruction disable bit is
0
, the STP instruction is
enabled. The STP instruction is disabled when this bit is set to
1
.
If the STP instruction which is disabled is executed, it is processed
as an undefined instruction, so that a reset occurs internally.
This bit can be set to
1
but cannot be set to
0
by program. This
bit is
0
after reset.
When the watchdog timer H count source selection bit is
0
, the
detection time is set to 8.19 s at f(X
CIN
) = 32 kHz and 32.768 ms
at f(X
IN
) = 8 MHz.
When the watchdog timer H count source selection bit is
0
, the
detection time is set to 32 ms at f(X
CIN
) = 32 kHz and 128
μ
s at
f(X
IN
) = 8 MHz. There is no difference in the detection time be-
tween the middle-speed mode and the high-speed mode.
Fig. 52 Block diagram of watchdog timer
Fig. 53 Structure of watchdog timer control register
Fig. 54 Timing of reset output
X
IN
Data bus
X
CIN
1
0
Internal
system clock
selection bit
(Note)
0
1
1/16
Watchdog timer H count
source selection bit
Reset circuit
Undefined instruction
Reset
3F
16
is set when
watchdog timer is
written to.
Internal reset
RESET
Reset release time wait
FF
16
is set when
watchdog timer is
written to.
STP instruction
STP instruction disable bit
Watchdog timer
H (6)
Watchdog timer
L (8)
Note: This is the bit 7 of CPU mode register and is used to switch the middle-/high-speed mode and low-speed mode.
b
7
b
0
W
(
a
t
D
c
h
T
d
C
o
O
g
N
t
i
:
m
a
e
d
r
d
r
r
e
e
g
s
i
s
s
t
0
e
r
W
0
3
7
1
6
)
S
T
P
0
i
:
:
n
s
S
S
t
T
T
r
u
P
P
c
t
n
i
n
i
o
s
s
n
t
t
u
r
u
d
i
s
t
t
a
i
o
i
o
b
n
n
l
e
e
d
b
n
i
s
i
a
a
t
i
r
c
c
b
b
l
e
l
e
d
d
1
W
a
0
1
t
c
:
:
h
W
f
(
d
o
a
X
I
g
t
N
)
t
h
/
i
m
d
1
e
o
6
r
r
H
t
i
c
o
e
X
C
u
r
n
L
I
N
)
t
u
/
s
n
1
o
d
6
u
e
r
c
r
e
l
o
s
w
e
l
e
c
i
o
n
b
i
t
c
g
o
m
f
(
f
Watchdog timer H (for read-out of high-order 6 bit)
3FFF
16
is set to the watchdog timer by writing values to this address.
In
r
e
t
s
e
r
n
t
a
s
l
i
g
e
n
a
l
W
a
t
c
h
d
d
o
e
g
t
t
c
i
m
t
i
e
o
r
e
n
Approx. 1
ms
(f(X
IN
) = 8 MH
Z
)
f(
X
I
N
)
相關(guān)PDF資料
PDF描述
7561Z0001S13 READER PANEL MOUNT
7561Z0001S13LF READER PANEL MOUNT
7561Z0001S14 READER PANEL MOUNT
7561Z0001S14LF READER PANEL MOUNT
7561Z0001S15 READER PANEL MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
7560 6 43 01 D 制造商:Hummel 功能描述:Bulk
7560 6 51 01 D 制造商:Hummel 功能描述:
7560_03 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
7560_0308 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Difference among various products
7-5-600 功能描述:3M 600 SCOTCH TRANSPARENT FILM T 制造商:3m (tc) 系列:600 零件狀態(tài):在售 標準包裝:1