
www.ti.com
P
4.2
Recommended Operating Conditions
TMS320DM6446
Digital Media System on-Chip
SPRS283–DECEMBER 2005
MIN
NOM
MAX
UNIT
Supply voltage, Core (CV
DD
, APLLREFV, V
,
USB_V
DDA1P2LDO(1)
, CV
DDDSP
) (-594 devices)
(2)
Supply voltage, I/O, 3.3V (DV
DD33
, USB_DV
DDA3P3
)
Supply voltage, I/O, 1.8V (DV
DD18
, DV
, DDR_V
DDDLL
,
PLLV
DD18
, V
DDA_1P8V
, USB_V
DD1P8
, MXV
DD
, M24V
DD
Supply ground (V
, V
SSA_1P8V
, V
SSA_1P1V
, DDR_V
SSDLL
,
USB_V
, USB_V
SS1P8
SSA3P3
, USB_V
SSA1P2LDO
,
MXV
SSSSREF
, M24V
SS(3)
)
DDR2 reference voltage
(4)
DDR2 impedance control, connected via 200
resistor to V
SS
DDR2 impedance control, connected via 200
resistor to DV
DDR2
DAC reference voltage input
DAC biasing, connected via 4 k
resistor to V
SSA_1P8V
USB external charge pump input
USB reference current output, connected via 10 k
+/- 1% resistor
to USB_V
SSREF
High-level input voltage, I/O, 3.3V
High-level input voltage, non-DDR I/O, 1.8V
CV
DD
1.14
1.2
1.26
V
3.14
3.3
3.46
V
DV
DD
1.71
1.8
1.89
V
V
SS
0
0
0
V
DDR_VREF
DDR_ZP
DDR_ZN
DAC_VREF
DAC_RBIAS
USB_VBUS
0.49DV
DDR2
0.5DV
DDR2
0.51DV
DDR2
V
V
V
V
V
V
V
SS
DV
DDR2
0.5
V
SSA_1P8V
5
USB_V
SSR
USB_R1
EF
2
V
V
0.65DV
DD
DDR_VREF
+ 0.25
V
IH
High-level input voltage, DDR I/O, 1.8V
V
Low-level input voltage, I/O, 3.3V
Low-level input voltage, non-DDR I/O, 1.8V
0.8
V
V
0.35DV
DD
DDR_VREF
V
IL
Low-level input voltage, DDR I/O, 1.8V
V
- 0.25
T
C
(1)
(2)
Operating case temperature
Default
0
85
°
C
This pin is an internal LDO output and connected via 1 μF capacitor to USB_V
.
Future variants of TI SOC devices may operate at voltages ranging from 0.9 V to 1.4 V to provide a range of system power/performance
options. TI highly recommends that users design-in a supply that can handle multiple voltages within this range (i.e., 1.0 V, 1.05 V,
1.1 V, 1.14 V, 1.2, 1.26 V with
±
3% tolerances) by implementing simple board changes such as reference resistor values or input pin
configuration modifications. Not incorporating a flexible supply may limit the system's ability to easily adapt to future versions of TI SOC
devices.
Oscillator ground must be kept separate from other grounds and connected directly to the crystal load capacitor ground.
DDR_VREF is expected to equal 0.5DV
DDR2
of the transmitting device and to track variations in the DV
DDR2
.
(3)
(4)
Device Operating Conditions
83