![](http://datasheet.mmic.net.cn/370000/TMX320DM6446ZWT_datasheet_16742798/TMX320DM6446ZWT_17.png)
www.ti.com
P
2.4.2
DSP Memory Mapping
TMS320DM6446
Digital Media System on-Chip
SPRS283–DECEMBER 2005
Table 2-2. C64x+ Cache Registers (continued)
HEX ADDRESS RANGE
REGISTER ACRONYM
DESCRIPTION
Memory Attribute Registers for EMIFA/VLYNQ Shadow 0x4200 0000 -
0x4FFF FFFF
Reserved 0x5000 0000 - 0x7FFF FFFF
Memory Attribute Registers for DDR2 0x8000 0000 - 0x8FFF FFFF
Reserved 0x9000 0000 - 0xFFFF FFFF
0x0184 8108 - 0x0184 813C
MAR66 - MAR79
0x0184 8140
MAR80 - MAR127
MAR128 - MAR143
MAR144 - MAR255
0x0184 8200 - 0x0184 823C
0x0184 8240 - 0x0184 83FC
The DSP memory map is shown in
Section 2.5
. Configuration of the control registers for DDR2, EMIFA,
and ARM Internal RAM is supported by the ARM. The DSP has access to memories shown in the
following sections.
2.4.2.1
ARM Internal Memories
The DSP has access to the 16KB ARM Internal RAM on the ARM D-TCM interface (i.e., data only).
2.4.2.2
External Memories
The DSP has access to the following External memories:
DDR2 Synchronous DRAM
Asynchronous EMIF / NOR Flash
2.4.2.3
DSP Internal Memories
The DSP has access to the following DSP memories:
L2 RAM
L1P RAM
L1D RAM
2.4.2.4
VICP Registers and Memories
The DSP has access to the registers and memories of the VICP Subsystem. The VICP Subsystem
consists of the Sequencer, IMX, and VLCD, and the memories associated with these modules.
The VICP register descriptions are shown in the
Table 2-3
-
Table 2-6
.
For complete details on the VICP Subsystem, refer to the VICP Subsystem Guide.
Table 2-3. Imaging Coprocessors (VICP) Register Descriptions
Address
0x01CC 0400
0x01CC 0404
0x01CC 0998
0x01CC 0A08
0x01CC 1698
0x01CC 1702
0x01CC 1712
0x01CC 1716
0x01CC 1720
0x01CC 1730
0x01CC 1734
0x01CC 1744
0x01CC 1748
0x01CC 1752
Register
Description
CLKC
RSV
BUFSW
RSV
INTC_GEN
INTC_CFG
INTC_STAT
INTC_MSK
INTC_ARMCFG
INTC_DSPCFG
INTC_SDMACFG
INTC_LDMACFG
INTC_IMXCFG
INTC_VLCDCFG
Clock Controller
Reserved
Buffer Switch
Reserved
Interrupt Generation
Sequencer Interrupt Controller Configuration
Sequencer Interrupt or Sync State
Sequencer SyncIinterrupt Mask
ARM-to-Sequencer Interrupt Configuration
DSP-to-Sequencer Interrupt Configuration
System DMA-to-Sequencer Interrupt Configuration
Local DMA-to-Sequencer Interrupt Configuration
iMX-to-Sequencer Interrupt Configuration
VLCD-to-Sequencer Interrupt Configuration
Device Overview
17