![](http://datasheet.mmic.net.cn/370000/TMX320DM6446ZWT_datasheet_16742798/TMX320DM6446ZWT_57.png)
www.ti.com
P
3
Device Configuration
3.1
System Module Registers
3.2
Power Considerations
3.2.1
Power Configurations at Reset
TMS320DM6446
Digital Media System on-Chip
SPRS283–DECEMBER 2005
The system module includes status and control registers required for configuration of the device. Brief
descriptions of the various registers are shown in
Table 3-1
. System Module registers required for device
configurations are discussed in the following sections.
Table 3-1. System Module Register Memory Map
HEX ADDRESS RANGE
0x01C4 0000
0x01C4 0004
0x01C4 0008
0x01C4 000C
0x01C4 0010
REGISTER ACRONYM
PINMUX0
PINMUX1
DSPBOOTADDR
SUSPSRC
INTGEN
DESCRIPTION
Pin multiplexing control 0. See
Section 3.6.4
for details.
Pin multiplexing control 1. See
Section 3.6.5
for details.
Boot address of DSP. See
Section 3.4.1.2
for details.
Emulator Suspend Source. See
Section 3.7
for details.
ARM/DSP Interrupt Status and Control. See ARM/DSP
Communucations Interrupts section for details.
Device boot configuration. See
Section 3.4.1.1
for details.
Reserved
Device ID number. See the JTAG section for details.
Reserved
Reserved
USB PHY control. See the USB peripheral section for details.
Chip shorting switch control. See
Section 3.2.1
for details.
Bus master priority control 0. See
Section 3.6.1
for details.
Bus master priority control 1. See
Section 3.6.1
for details.
VPSS clock control.
VDD 3.3V I/O powerdown control. See
Section 3.2.2
for details.
Enables access to the DDR2 VTP Register
Reserved
0x01C4 0014
0x01C4 0018 - 0x01C4 0027
0x01C4 0028
0x01C4 002C
0x01C4 0030
0x01C4 0034
0x01C4 0038
0x01C4 003C
0x01C4 0040
0x01C4 0044
0x01C4 0048
0x01C4 004C
0x01C4 0050 - 0x01C4 006F
BOOTCFG
–
DEVICE_ID
–
–
USBPHY_CTL
CHP_SHRTSW
MSTPRI0
MSTPRI1
VPSS_CLKCTL
VDD3P3V_PWDN
DRRVTPER
–
Global device power domains are controlled by the Power and Sleep Controller, except as shown in the
following sections.
As described in the
DM6446 Power and Clock Domains
section, the DM6446 has two power domains:
Always On and DSP. There is a shorting switch between the two power domains that must be opened
when the DSP domain is powered off and closed when the DSP domain is powered on.
The CHP_SHRTSW register, shown in
Figure 3-1
, controls the shorting switch between the device
always-on and DSP power domains. This switch should be enabled after powering-up the DSP domain.
Setting the DSPPWRON bit to '1’ closes (enables) the switch and enables the DSP power domain. The
default switch value is determined by the DSP_BT configuration input. If DSP self boot is selected
(DSP_BT=1), the DSP will be powered-up and DSPPWRON will be set to a value of '1'. For ARM boot
operation (DSP_BT=0), DSPPWRON will be set to the disable value of '0' and must be set by the ARM
before the DSP domain power is turned on.
Device Configuration
57