- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384024 > TMX320DM6446ZWT (Texas Instruments, Inc.) Digital Media System on-Chip PDF資料下載
參數(shù)資料
| 型號： | TMX320DM6446ZWT |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Digital Media System on-Chip |
| 中文描述： | 數(shù)字媒體系統(tǒng)芯片 |
| 文件頁數(shù)： | 12/214頁 |
| 文件大小： | 1699K |
| 代理商： | TMX320DM6446ZWT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁
www.ti.com
P
2.3.11
Power and Sleep Controller (PSC)
2.3.12
ARM Interrupt Controller (AINTC)
2.3.13
System Module
2.3.14
Power Management
TMS320DM6446
Digital Media System on-Chip
SPRS283–DECEMBER 2005
The ARM Subsystem includes the Power and Sleep Controller (PSC). Through register settings
accessible by the ARM9, the PSC provides two levels of power savings: peripheral/module clock gating
and power domain shut-off. Brief details on the PSC are given in the Power Supply section. For more
detailed information and complete register descriptions for the PSC, see the Documentation Support
section of this document for the ARM Subsystem Guide.
The ARM Interrupt Controller (AINTC) accepts device interrupts and maps them to either the ARM’s IRQ
(interrupt request) or FIQ (fast interrupt request). The ARM Interrupt Controller is briefly described in this
document in the Interrupts section. For detailed information on the ARM Interrupt Controller, see the
Documentation Support section of this document for the ARM Subsystem Guide.
The ARM Subsystem includes the System module. The System module consists of a set of registers for
configuring and controlling a variety of system functions. For details and register descriptions for the
System module, see the Device Configurations section and the Documentation Support section of this
document for the ARM Subsystem Guide.
DM6446 has several means of managing power consumption. There is extensive use of clock gating,
which reduces the power used by global device clocks and individual peripheral clocks. The DSP and
VICP power can be disabled through register settings. Voltage/Frequency scaling can be used to allow the
user to lower the core power supply voltage if the frequency needs for a particular application are lower.
Clock management can be utilized to reduce clock frequencies in order to reduce switching power. For
more details on power management techniques, see the Device Configurations and Peripheral sections of
this document and the Documentation Support section of this document for the ARM Subsystem Guide.
DM6446 gives the programmer full flexibility to use any and all of the previously mentioned capabilities to
customize an optimal power management strategy. Several typical power management scenarios are
described in the following sections.
2.3.14.1
Standby Power Mode
This mode consumes the lowest power, with the minimum set of modules kept alive that are required to
wake up the chip to a higher power mode. DSP and coprocessor subsystems are not powered. The rest of
the chip is powered and clocks are suspended, except for GPIO (interrupts), UARTs, I2C (in slave mode),
and the PWM peripheral. PLLs are operating in bypass mode. 27-MHz clock is the only clock available to
the system. DDR2 clock is suspended and the DDR2 Memory Controller is put into self-refresh mode.
2.3.14.2
Low-Power Mode
This mode is for the ARM to sustain some basic control functions. DSP and coprocessor subsystems are
not powered. The rest of the chip is powered, but most clocks are suspended, except for ARM, GPIO,
UARTs, SPI, I2C, PWMs, and Timers. PLLs are operating in bypass mode. 27-MHz clock is the only clock
available to the system. ARM runs at 13.5 MHz, and handles all peripherals by direct access. DDR2 clock
is suspended and DDR2 Memory Controller is put into self-refresh mode. ARM will not have access to
DDR2 and its caches are either frozen or inaccessible.
2.3.14.3
Active Power Mode
The entire chip is powered. All modules operate at nominal clock frequency. Unused peripherals have
their clocks suspended. Active peripherals have their clocks suspended when unneeded.
Device Overview
12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TN28F010-90 | 28F010 1024K (128K X 8) CMOS FLASH MEMORY |
| TN28F010-120 | 28F010 1024K (128K X 8) CMOS FLASH MEMORY |
| TN28F010-150 | 28F010 1024K (128K X 8) CMOS FLASH MEMORY |
| TN28F020-90 | 28F020 2048K (256K X 8) CMOS FLASH MEMORY |
| TN28F020-150 | 28F020 2048K (256K X 8) CMOS FLASH MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMX320DM6467TZUT1 | 制造商:Texas Instruments 功能描述: |
| TMX320DM6467ZUT | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Dig Media System-on- Chip RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| TMX320DM647ZUT720 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Media Processor |
| TMX320DM647ZUT900 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Media Processor |
| TMX320DM648ACUT7 | 制造商:Texas Instruments 功能描述:- Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。