TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
80
Agere Systems Inc.
8 TMUX Registers
(continued)
Table 90. TMUX_TX_DLT, Delta/Event (COR/COW)
Address
Bit
Table 91. TMUX_RPS_DLT, Delta/Event (COR/COW)
Name
Function
Reset
Default
0x000
0
0x40004
15:7
6:4
RSVD
Reserved.
TMUX_TLSPARE[3:1]
Transmit Low-Speed Parity Error Event (Input Port Num-
ber).
This event bit indicates a byte transfer parity error was
detected on the respective STS-1/AU-3 input. The mask bits
are TMUX_TLSPARM[3:1] (
Table 94 on page 89
).
TMUX_TPOAC_PE
Transmit Path Overhead Access Channel (TPOAC) Par-
ity Error Event.
This event bit indicates a parity error was
detected on the incoming transmit path overhead access
channel. The mask bit is TMUX_TPOAC_PM (
Table 94 on
page 89
).
TMUX_TTOAC_PE
Transmit Transport Overhead Access Channel (TTOAC)
Parity Error Event.
This event bit indicates a parity error
was detected on the incoming transmit transport overhead
access channel. The mask bit is TMUX_TTOAC_PM
(
Table 94 on page 89
).
TMUX_THSILOFD
Transmit High-Speed Input Loss of Frame Delta.
This
delta bit indicates a change of state for the transmit loss of
frame bit TMUX_THSILOF (
Table 99 on page 93
). The mask
bit is TMUX_THSILOFM (
Table 94 on page 89
).
TMUX_THSILOCD
Transmit High-Speed Input Loss of Clock Delta.
This
delta bit indicates a change of state for the transmit loss of
high-speed clock bit TMUX_THSILOC (
Table 99 on
page 93
). The mask bit is TMUX_THSILOCM (
Table 94 on
page 89
).
3
0
2
0
1
0
0
0
Address
Bit
Name
Function
Reset
Default
0x000
0
0x40005
15:6
5
RSVD
Reserved.
Receive Protection High-Speed Loss of Frame Delta.
This delta bit indicates a change in state of TMUX_RPSLOF
(
Table 100 on page 93
). The mask bit is TMUX_RPSLOFM
(
Table 95 on page 90
).
Receive Protection High-Speed Out of Frame Delta.
This
delta bit indicates a change in state of TMUX_RPSOOF
(
Table 100
). The mask bit is TMUX_RPSOOFM (
Table 95
).
Receive Protection High-Speed Loss of Input Clock
Delta.
This delta bit indicates a change in state of the
TMUX_RPSILOC (
Table 100
) state bit. The mask bit is
TMUX_RPSILOCM (
Table 95
).
Receive Protection High-Speed B2 Error Event.
This
event bit indicates a B2 error was detected in the receive pro-
tection input. The mask bit is TMUX_RPSB2M (
Table 95
).
Receive Protection High-Speed Line REI Event.
This
event bit indicates a line REI error was detected in the
receive protection input. The mask bit is TMUX_RPSLREIM
(
Table 95
).
Reserved.
TMUX_RPSLOFD
4
TMUX_RPSOOFD
0
3
TMUX_RPSILOCD
0
2
TMUX_RPSB2E
0
1
TMUX_RPSLREIE
0
0
RSVD
0