
Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
213
Agere Systems Inc.
11 M13/M23 MUX/DeMUX Registers
(continued)
Table 252. M13_DS2_OOF_R, DS2 Out-Of-Frame Status (RO)
Table 253. M13_DS2_LOF_R, DS2 Loss of Frame Status (RO)
Table 254. M13_DS2_AIS_DET_R, DS2 Alarm Indication Signal Detect Status (RO)
Table 255. M13_DS2_RAI_DET_R, DS2 Remote Alarm Indication Detect Status (RO)
Address
Bit
Name
Function
Reset
Default
000000
000
0x7F
0x10031
15:7
RSVD
Reserved
.
6:0
M13_DS2_OOF[7:1]
State Bits
. This register contains the state bits for the DS2
framers. A 1 indicates out of frame.
Address
Bit
Name
Function
Reset
Default
—
0x00
0x10032
15:7
6:0
RSVD
Reserved
.
M13_DS2_LOFy Bit.
The M13_DS2_LOFy bit is set if
M13_DS2_OOFy (
Table 252 on page 213
) is high continu-
ously for 28 DS3 frame periods (approximately 3 ms). Once
set, M13_DS2_LOFy is not cleared until M13_DS2_OOFy is
continuously low for 28 DS3 frame periods. DS3 frame peri-
ods are not counted while M13_DS3_OOF = 1 (
Table 236 on
page 208
).
M13_DS2_LOF[7:1]
Address
Bit
Name
Function
Reset
Default
0x000
0x00
0x10033
15:7
6:0
RSVD
Reserved
.
M13_DS2_AIS_DET[7:1]
M13_DS2_AIS_DETy Bit.
The M13_DS2_AIS_DETy bit is
set high if the input to the yth M12 demultiplexer is logic 0
for fewer than five clock cycles in each of two consecutive
840 clock periods, and cleared if there are more than four
zeros in each of two consecutive 840-bit periods.
Address
Bit
Name
Function
Reset
Default
0x000
0x00
0x10034
15:7
6:0
RSVD
Reserved
.
M13_DS2_RAI_DET[7:1]
M13_DS2_RAI_DETy Bit.
The M13_DS2_RAI_DETy bit
changes state only after the X bit in the DS1 mode
(M13_DS1_E1Ny = 1 (
Table 275 on page 220
)), or the RAI
bit in the E1 mode is received as the same value for four
consecutive DS2 frames. DS2 frame periods are not
counted while M13_DS3_OOF = 1 (
Table 236 on
page 208
). In the DS1 mode, M13_DS2_RAI_DETy is set
to the inverse of the X bit. In the E1 mode, it is set equal to
the RAI bit.