612
Agere Systems Inc.
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
26 Applications
(continued)
26.21 Internal Loopback Signal Paths
This section describes the diagnostic loopback signal paths. Register data values reflect only those bits associated
with loopback control; therefore, other bits which may be set are not shown.
Table 640. Diagnostic Loopback Signals
TMUX
Signal Path
Description
Registers
Line RX
→
TMUX
→
Line TX
Figure 110
: Receive high-speed to transmit
high-speed loopback control (pre-CDR).
Figure 110
: Receive high-speed to transmit
high-speed loopback control.
Figure 111
: Transmit high-speed to receive
high-speed loopback control.
SPEMPR
Figure 112
: DS3 line receive data to line
transmit loopback.
VTMPR
Figure 113
: Transmit tributary loopback to
high-speed side
.
M13
Figure 114
: Loopback the received DS3
input to the transmit DS3 output.
Figure 115
: Loopback the deMUXed DS1
or E1 signals. Bits [7:4] of each register
controls four DS1s.
0x00010 = 0x0008
Line RX
→
TMUX
→
Line TX
0x40034 = 0x0002
System TX
→
TMUX
→
System RX
0x40019 = 0x0002
Line RX
→
SPE
→
Line TX
0x30018 = 0x0020
Line RX
→
VTMPR
→
Line TX
0x200DC—F7 = 0x0010
Line RX DS3
→
M13
→
Line TX DS3
(requires DS3 TX Clk)
Line RX DS3
→
M13
→
DS1
→
M13
→
Line TX DS3
0x1005C = 0x0010
0x10061 = 0x00F0
0X10063 = 0X00F0
0X10065 = 0X00F0
0X10067 = 0X00F0
0X10068 = 0X00F0
0X1006B = 0X00F0
0X1006D = 0X00F0
0x50050 = 0x0061
0x50030 = 0x00A1
Line RX DS3
→
M13
→
DS1
→
XC
→
DJA
→
XC
→
DS1
→
M13
→
Line TX
DS3
System TX DS2
→
M23
→
System RX
DS2
M13 deMUXes a DS3 to a DS1 which is
passed through the XC and DJA, then
MUXed back into a DS3.
Figure 116
: Loopback the transmit M23
MUX output back to the M23 deMUX
Receive input.
Framer
Figure 117
: Loopback system source DS1
from framer TP_T to framer RP_R through
the XC.
Figure 118
: Loopback line source DS1 from
framer RP_T to framer TP_R through the
cross connect.
Figure 119
: TX DS1 is sent back to the sys-
tem side.
Figure 120
: RX DS1 is sent back to the line
side.
Selected RX CHI time slot is looped back to
the system.
Selected TX CHI time slot is looped back to
the line.
0x1005C = 0x0020
System TX
→
FRM_TP_T
→
XC
→
FRM_RP_R
→
System RX
0x50020—2D = 4x4x
( x = selected channel)
Line RX
→
FRM_RP_R
→
XC
→
FRM_TP_T
→
Line TX
0x50060—6D = CxCx
( x = selected channel)
System TX
→
Framer
→
System RX
0x80LPF5 = 0x4000
(0X802F5 = RX link1)
0x80LPF5 = 0x4000
(0x803F5 = TX link1)
0x80053 = 0x8000
Line RX
→
Framer
→
Line TX
System CHI
→
Framer
→
System CHI
Line CHI
→
Framer
→
Line CHI
0x80053 = 0x4000