TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
418
Agere Systems Inc.
18 SPE Mapper Functional Description
(continued)
I
SPE_J1MONMODE[2:0] = 101: the user will program the 16 expected values of J1 in
SPE_RJ1DEXP[1—16][7:0] in SDH framing mode, where the first byte of the message has the MSB set to 1.
The SPE mapper performs a byte-by-byte comparison of the incoming J1 sequence with the stored expected
value. If different, the SPE will set the SPE_RTIM state bit. Any change in state is reported in bit SPE_RTIMD,
using interrupt mask bit SPE_RTIMM.
I
SPE_J1MONMODE[1:0] = 110 and 111 are currently undefined.
I
Unless bit PAIS_TIMINH (
Table 159 on page 141
) is set, bit SPE_RTIMD contributes to the AUTO AIS control
signal from the SPE mapper to the VT mapper.
I
Unless mask bit SPE_RTIMM is set, bit SPE_RTIMD can generate an interrupt.
Table 548. J1 Monitor
18.14.3 B3 BIP-8 Check
A B3 BIP-8 even parity is computed over all the incoming bits of the TUG-3 frame, after descrambling, and com-
pared to the B3 byte received in the next frame. The total number of B3 BIP-8 bit errors (raw count) or block errors
is counted (selected through SPE_B3BITBLKCNT (
Table 159 on page 141
)). Upon a performance monitor (PM)
interval, the internal running counter is placed into SPE_B3ECNT[15:0] (
Table 170 on page 150
) and then cleared.
Depending on the value of microprocessor bit SMPR_SAT_ROLLOVER (
Table 77 on page 70
), the internal
counter will roll over or stay at its maximum value until cleared.
18.14.4 Signal Label C2 Byte Monitor
Table 549. STS Signal Label Defect Conditions
Name
Function
SPE_J1MONMODE[2:0] (
Table 159 on page 141
)
SPE_RJ1DEXP[1—64][7:0] (
Table 174 on page 151
)
SPE_RJ1DMON[1—64][7:0] (
Table 172 on page 151
)
SPE_CNTDJ1[3:0] (
Table 160 on page 142
)
SPE_RTIM (
Table 158 on page 140
)
SPE_RTIMD (
Table 156 on page 136
)
SPE_RTIMM (
Table 157 on page 138
)
J1 Monitoring Type.
J1 Expected Data Storage (64/1 Byte).
J1 Received Data Storage (64/1 Byte).
Continuous Times Detect Value.
J1 Mismatch State Bit.
J1 Mismatch Delta Bit, Active-High.
J1 Mismatch Mask Bit, Active-High.
Provisioned STS PTE
Functionality, Expected C2
Any Equipped Functionality
Any Equipped Functionality
Equipped—Nonspecific
Any Payload Specific Code
Received Payload Label
(C2 in hex)
Unequipped (00)
Equipped—Nonspecific (01)
Any Value (02 to E0, FD to FE)
The Same Payload Specific
Code (02 to E0, FD to FE)
A Different Payload Specific
Code (02 to E0, FD to FE)
PDI, 1 to 27 VTx Defects
(E1 to FB)
PDI, 1 to 27 VTx Defects
(E1 to FB)
Defect
TMUX_FORCEC2DEF = 1
(
Table 107 on page 99
)
No Change
No Change
No Change
No Change
TMUX_RUNEQP
None
None
None
Any Payload Specific Code
TMUX_RPLMP
No Change
Equipped—Nonspecific (01) or
VT-Structured STS-1 (02)
Any Payload Specific Code
Except VT-Structured
STS-1 (02)
Any Equipped Functionality
None
TMUX_RPLMP
TMUX_RPLMP
No Change
PDI, 28 VT1.5 Defects or 1
Non-VT Payload Defect (FC)
Reserved (FF)
None
TMUX_RPLMP
Any Equipped Functionality
None
TMUX_RPLMP