參數(shù)資料
型號(hào): SYM53C825AE
廠商: LSI Corporation
英文描述: PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器)
中文描述: 的PCI -的SCSI I / O處理器(個(gè)PCI -的SCSI的I / O接口處理器)
文件頁(yè)數(shù): 147/225頁(yè)
文件大?。?/td> 1237K
代理商: SYM53C825AE
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)當(dāng)前第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)
Instruction Set of the I/O Processor
Transfer Control Instructions
SYM53C825A/825AE Data Manual
6-19
Jump/Call an Absolute Address
Start execution at the new absolute address.
Jump/Call a Relative Address
Start execution at the current address plus (or
minus) the relative offset.
T he SCRIPT S program counter is a 32-bit
value pointing to the SCRIPT currently being
executed by the SYM53C825A. T he next
address is formed by adding the 32-bit pro-
gram counter to the 24-bit signed value of the
last 24 bits of the Jump or Call instruction.
Because it is signed (twos compliment), the
jump can be forward or backward.
A relative transfer can be to any address within
a 16-MB segment. T he program counter is
combined with the 24-bit signed offset (using
addition or subtraction) to form the new exe-
cution address.
SCRIPT S programs may contain a mixture of
direct jumps and relative jumps to provide
maximum versatility when writing SCRIPT S.
For example, major sections of code can be
accessed with far calls using the 32-bit physical
address, then local labels can be called using
relative transfers. If a SCRIPT is written using
only relative transfers it would not require any
run time alteration of physical addresses, and
could be stored in and executed from a
PROM.
Bit 21
Carry Test
When this bit is set, decisions based on the
ALU carry bit can be made. True/False com-
parisons are legal, but Data Compare and
Phase Compare are illegal.
Bit 20
Interrupt on the Fly
When this bit is set, the interrupt instruction
will not halt the SCRIPT S processor. Once the
interrupt occurs, the Interrupt on the Fly bit
(ISTAT bit 2) will be asserted.
Bit 19
Jump If True/False
T his bit determines whether the
SYM53C825A should branch when a compar-
ison is true or when a comparison is false. T his
bit applies to phase compares, data compares,
and carry tests. If both the Phase Compare and
Data Compare bits are set, then both compares
must be true to branch on a true condition.
Both compares must be false to branch on a
false condition.
Bit 18
Compare Data
When this bit is set, the first byte received from
the SCSI data bus (contained in SFBR regis-
ter) is compared with the Data to be Com-
pared Field in the Transfer Control instruction.
T he Wait for Valid Phase bit controls when this
compare will occur. T he Jump if True/False bit
determines the condition (true or false) to
branch on.
Bit 17
Compare Phase
When the SYM53C825A is in initiator mode,
this bit controls phase compare operations.
When this bit is set, the SCSI phase signals
(latched by SREQ/) are compared to the Phase
Field in the Transfer Control instruction; if
they match, the comparison is true. T he Wait
for Valid Phase bit controls when the compare
will occur. When the SYM53C825A is operat-
ing in target mode this bit, when set, tests for
an active SCSI SAT N/ signal.
Command
Condition Codes
Absolute Alternate Address
Command
Condition Codes
Don’t Care
Alternate Jump Offset
Bit 19
Result of
Compare
Action
0
0
1
1
False
True
False
True
Jump Taken
No Jump
No Jump
Jump Taken
相關(guān)PDF資料
PDF描述
SYM53C860 Single-Chip High-Performance PCI-Ultra SCSI (Fast-20) I/O Processor(單片、高性能PCI-超級(jí)SCSI (Fast-20) I/O 處理器)
SYM53C875 PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O處理器)
SYM53C875E PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O 處理器)
SYM53C876E PCI-Dual Channel SCSI Multi-function Controller(PCI-雙通道SCSI多功能控制器)
SYM53C876 PCI-Dual Channel SCSI Multi-Function Controller(PCI 雙通道SCSI多功能控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SYM53C876E(PBGA) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller
SYM53C876E(PQFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller
SYM53C885 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
SYM53C896 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER
SYM-63LH+ 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:Frequency Mixer