- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382552 > ST72371 (意法半導(dǎo)體) 8-Bit MCUs with 16K ROM/OTP/EPROM, 512 Bytes RAM, ADC, DAC (PWM), Timer, IIC and SCI(8位微控制器(8M)) PDF資料下載
參數(shù)資料
| 型號： | ST72371 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8-Bit MCUs with 16K ROM/OTP/EPROM, 512 Bytes RAM, ADC, DAC (PWM), Timer, IIC and SCI(8位微控制器(8M)) |
| 中文描述： | 8 - 16K的光碟/雙層/存儲器，512字節(jié)RAM，ADC和DAC的器（PWM），定時器，IIC和脊髓損傷（8位微控制器（8米）位MCU） |
| 文件頁數(shù)： | 55/94頁 |
| 文件大?。?/td> | 642K |
| 代理商： | ST72371 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
55/94
ST72371/ST72372
I
2
C INTERFACE (Cont’d)
I
2
C CLOCK CONTROL REGISTER (CCR)
Read / Write
Reset Value: 0000 0000 (00h)
Bit 7 =
FM/SM
Fast/Standard I
2
C mode.
This bit is set and cleared by software.It is not
cleared when the interface is disabled (PE=0).
0: Standard I
2
C mode
1: Fast I
2
C mode
Bit 6:0 =
CC6-CC0
7-bit clock divider.
These bits select the speed of the bus (F
SCL
) de-
pending on the I
2
C mode. They are not cleared
when the interface is disabled (PE=0).
– Standard mode (FM/SM=0): F
SCL
<= 100kHz
F
SCL
= f
CPU
/(2x([CC6..CC0]+2))
– Fast mode (FM/SM=1): F
SCL
> 100kHz
F
SCL
= f
CPU
/(3x([CC6..CC0]+2))
Note: The programmed F
SCL
assumes no load on
SCL and SDA lines.
I
2
C DATA REGISTER
(
DR)
Read / Write
Reset Value: 0000 0000 (00h)
Bit 7:0 =
D7-D0
8-bit Data Register.
These bits contains the byte to be received or
transmitted on the bus.
– Transmitter mode: Byte transmission start auto-
matically when the software writes in the DR reg-
ister.
– Receiver mode: the first data byte is received au-
tomatically in the DR register using the least sig-
nificant bit of the address.
Then, the next data bytes are received one by
one after reading the DR register.
I
2
C OWN ADDRESS REGISTER (OAR)
Read / Write
Reset Value: 0000 0000 (00h)
Bit 7:1 =
ADD7-ADD1
Interface address
These bits define the I
2
C bus address of the inter-
face. They are not cleared when the interface is
disabled (PE=0).
Bit 0 =
ADD0
Address direction bit.
This bit is don’t care, the interface acknowledges
either 0 or 1. It is not cleared when the interface is
disabled (PE=0).
Note: Address 01h is always ignored.
7
0
FM/SM
CC6
CC5
CC4
CC3
CC2
CC1
CC0
7
0
D7
D6
D5
D4
D3
D2
D1
D0
7
0
ADD7
ADD6
ADD5
ADD4
ADD3
ADD2
ADD1
ADD0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST72372 | 8-Bit MCUs with 16K ROM/OTP/EPROM, 512 Bytes RAM, ADC, DAC (PWM), Timer, IIC and SCI(8位微控制器(8M)) |
| ST72681 | USB 2.0 HIGH-SPEED 8-BIT MCU FLASH DRIVE CONTROLLER |
| ST72753L4 | 8-BIT MCU FOR MONITORS WITH UP TO 32K ROM, 1K RAM, ADC, TIMER, SYNC, PWM/BRM, DDC/DMA & I2C |
| ST72753L5 | 8-BIT MCU FOR MONITORS WITH UP TO 32K ROM, 1K RAM, ADC, TIMER, SYNC, PWM/BRM, DDC/DMA & I2C |
| ST72753L6 | 8-BIT MCU FOR MONITORS WITH UP TO 32K ROM, 1K RAM, ADC, TIMER, SYNC, PWM/BRM, DDC/DMA & I2C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST72371N4B1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCUs WITH 16K ROM/OTP/EPROM,512 BYTES RAM, ADC, DAC (PWM), TIMER, I2C AND SCI |
| ST72371N4B1/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|ST72 CPU|CMOS|SDIP|56PIN|PLASTIC |
| ST72371N4T1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCUs WITH 16K ROM/OTP/EPROM,512 BYTES RAM, ADC, DAC (PWM), TIMER, I2C AND SCI |
| ST72372 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCUs WITH 16K ROM/OTP/EPROM,512 BYTES RAM, ADC, DAC (PWM), TIMER, I2C AND SCI |
| ST72372J4B1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCUs WITH 16K ROM/OTP/EPROM,512 BYTES RAM, ADC, DAC (PWM), TIMER, I2C AND SCI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。