- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98083 > SM320F2812HFGM (TEXAS INSTRUMENTS INC) 16-BIT, 150 MHz, OTHER DSP, CQFP172 PDF資料下載
參數(shù)資料
| 型號： | SM320F2812HFGM |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 16-BIT, 150 MHz, OTHER DSP, CQFP172 |
| 封裝： | NCTB, CERAMIC, QFP-172 |
| 文件頁數(shù)： | 57/147頁 |
| 文件大?。?/td> | 1721K |
| 代理商： | SM320F2812HFGM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當(dāng)前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁
Introduction
17
December 2004
SGUS053
Table 22. Signal Descriptions (Continued)
NAME
DESCRIPTION
PU/PD§
I/O/Z
PIN
NO.
NAME
DESCRIPTION
PU/PD§
I/O/Z
172-PIN
HFG
TESTSEL
131
I
PD
Test Pin. Reserved for TI. Must be connected to ground.
XRS
156
I/O
PU
Device Reset (in) and Watchdog Reset (out).
Device reset. XRS causes the device to terminate execution. The PC will point
to the address contained at the location 0x3FFFC0. When XRS is brought to a
high level, execution begins at the location pointed to by the PC. This pin is
driven low by the DSP when a watchdog reset occurs. During watchdog reset,
the XRS pin will be driven low for the watchdog reset duration of 512 XCLKIN
cycles.
The output buffer of this pin is an open-drain with an internal pullup (100
A,
typical). It is recommended that this pin be driven by an open-drain device.
TEST1
66
I/O
Test Pin. Reserved for TI. On F281x devices, TEST1 must be left unconnected.
TEST2
65
I/O
Test Pin. Reserved for TI. On F281x devices, TEST2 must be left unconnected.
TRST
132
I
PD
JTAG test reset with internal pulldown. TRST, when driven high, gives the scan
system control of the operations of the device. If this signal is not connected or
driven low, the device operates in its functional mode, and the test reset signals
are ignored.
NOTE: Do not use pullup resistors on TRST; it has an internal pulldown device.
In a low-noise environment, TRST can be left floating. In a high-noise
environment, an additional pulldown resistor may be needed. The value of this
resistor should be based on drive strength of the debugger pods applicable to
the design. A 2.2-k
resistor generally offers adequate protection. Since this is
application-specific, it is recommended that each target board is validated for
proper operation of the debugger and the application.
TCK
133
I
PU
JTAG test clock with internal pullup
TMS
123
I
PU
JTAG test-mode select (TMS) with internal pullup. This serial control input is
clocked into the TAP controller on the rising edge of TCK.
TDI
128
I
PU
JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected
register (instruction or data) on a rising edge of TCK.
TDO
124
O/Z
JTAG scan out, test data output (TDO). The contents of the selected register
(instruction or data) is shifted out of TDO on the falling edge of TCK.
EMU0
133
I/O/Z
PU
Emulator pin 0. When TRST is driven high, this pin is used as an interrupt to
or from the emulator system and is defined as input/output through the JTAG
scan.
EMU1
143
I/O/Z
PU
Emulator pin 1. When TRST is driven high, this pin is used as an interrupt to
or from the emulator system and is defined as input/output through the JTAG
scan.
Typical drive strength of the output buffer for all pins is 4 mA except for TDO, XCLKOUT, XF, XINTF, EMU0, and EMU1 pins, which are 8 mA.
I = Input, O = Output, Z = High impedance
§ PU = pin has internal pullup; PD = pin has internal pulldown
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SM320MCM41DHFHM40 | 32-BIT, 40 MHz, OTHER DSP, CQFP352 |
| SM320MCM42CHFNM40 | 32-BIT, 40 MHz, OTHER DSP, CQFP408 |
| SM320VC33HFGM150 | 32-BIT, 75 MHz, OTHER DSP, CQFP164 |
| SM34020AHTM32 | GRAPHICS PROCESSOR, CQFP132 |
| SM563 | 4-BIT, MROM, MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SM320F2812HFGM150 | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Military DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| SM320F2812HFGS150 | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC HT Dig Signal Controller RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| SM320F2812-HT | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processor |
| SM320F2812KGDS150A | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC HT Dig Signal Controller RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| SM320F2812PGFMEP | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC EP Digital Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。