參數(shù)資料
型號: SM320F2812HFGM
廠商: TEXAS INSTRUMENTS INC
元件分類: 數(shù)字信號處理
英文描述: 16-BIT, 150 MHz, OTHER DSP, CQFP172
封裝: NCTB, CERAMIC, QFP-172
文件頁數(shù): 140/147頁
文件大?。?/td> 1721K
代理商: SM320F2812HFGM
Electrical Specifications
92
December 2004
SGUS053
Table 65. XCLKIN Timing Requirements PLL Bypassed or Enabled
NO.
MIN
MAX
UNIT
C8
tc(CI)
Cycle time, XCLKIN
6.67
250
ns
C9
tf(CI)
Fall time, XCLKIN
Up to 30 MHz
6
ns
C9
tf(CI)
Fall time, XCLKIN
30 MHz to 150 MHz
2
ns
C10
tr(CI)
Rise time, XCLKIN
Up to 30 MHz
6
ns
C10
tr(CI)
Rise time, XCLKIN
30 MHz to 150 MHz
2
ns
C11
tw(CIL)
Pulse duration, X1/XCLKIN low as a percentage of tc(CI)
40
60
%
C12
tw(CIH)
Pulse duration, X1/XCLKIN high as a percentage of tc(CI)
40
60
%
Table 66. XCLKIN Timing Requirements PLL Disabled
NO.
MIN
MAX
UNIT
C8
tc(CI)
Cycle time, XCLKIN
6.67
250
ns
C9
tf(CI)
Fall time, XCLKIN
Up to 30 MHz
6
ns
C9
tf(CI)
Fall time, XCLKIN
30 MHz to 150 MHz
2
ns
C10
tr(CI)
Rise time, XCLKIN
Up to 30 MHz
6
ns
C10
tr(CI)
Rise time, XCLKIN
30 MHz to 150 MHz
2
ns
C11
tw(CIL)
Pulse duration, X1/XCLKIN low as a percentage of tc(CI)
XCLKIN
≤ 120 MHz
40
60
%
C11
tw(CIL)
Pulse duration, X1/XCLKIN low as a percentage of tc(CI)
120
< XCLKIN ≤ 150 MHz
45
55
%
C12
tw(CIH) Pulse duration, X1/XCLKIN high as a percentage of tc(CI)
XCLKIN
≤ 120 MHz
40
60
%
C12
tw(CIH) Pulse duration, X1/XCLKIN high as a percentage of tc(CI)
120
< XCLKIN ≤ 150 MHz
45
55
%
Table 67. Possible PLL Configuration Modes
PLL MODE
REMARKS
SYSCLKOUT
PLL Disabled
Invoked by tying XPLLDIS pin low upon reset. PLL block is completely
disabled. Clock input to the CPU (CLKIN) is directly derived from the clock
signal present at the X1/XCLKIN pin.
XCLKIN
PLL Bypassed
Default PLL configuration upon power-up, if PLL is not disabled. The PLL
itself is bypassed. However, the /2 module in the PLL block divides the clock
input at the X1/XCLKIN pin by two before feeding it to the CPU.
XCLKIN/2
PLL Enabled
Achieved by writing a non-zero value “n” into PLLCR register. The /2 module
in the PLL block now divides the output of the PLL by two before feeding it to
the CPU.
(XCLKIN * n) / 2
相關(guān)PDF資料
PDF描述
SM320MCM41DHFHM40 32-BIT, 40 MHz, OTHER DSP, CQFP352
SM320MCM42CHFNM40 32-BIT, 40 MHz, OTHER DSP, CQFP408
SM320VC33HFGM150 32-BIT, 75 MHz, OTHER DSP, CQFP164
SM34020AHTM32 GRAPHICS PROCESSOR, CQFP132
SM563 4-BIT, MROM, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SM320F2812HFGM150 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Military DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
SM320F2812HFGS150 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC HT Dig Signal Controller RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
SM320F2812-HT 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processor
SM320F2812KGDS150A 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC HT Dig Signal Controller RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
SM320F2812PGFMEP 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC EP Digital Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT