參數(shù)資料
型號: SM320F2812HFGM
廠商: TEXAS INSTRUMENTS INC
元件分類: 數(shù)字信號處理
英文描述: 16-BIT, 150 MHz, OTHER DSP, CQFP172
封裝: NCTB, CERAMIC, QFP-172
文件頁數(shù): 141/147頁
文件大?。?/td> 1721K
代理商: SM320F2812HFGM
Electrical Specifications
93
December 2004
SGUS053
6.13.2
Output Clock Characteristics
Table 68. XCLKOUT Switching Characteristics (PLL Bypassed or Enabled)
No.
PARAMETER
MIN
TYP
MAX
UNIT
C1
tc(XCO)
Cycle time, XCLKOUT
6.67§
ns
C3
tf(XCO)
Fall time, XCLKOUT
2
ns
C4
tr(XCO)
Rise time, XCLKOUT
2
ns
C5
tw(XCOL)
Pulse duration, XCLKOUT low
H2
H+2
ns
C6
tw(XCOH)
Pulse duration, XCLKOUT high
H2
H+2
ns
C7
tp
PLL lock time
131 072tc(CI)
ns
A load of 40 pF is assumed for these parameters.
H = 0.5tc(XCO)
§ The PLL must be used for maximum frequency operation.
This parameter has changed from 4096 XCLKIN cycles in the earlier revisions of the silicon.
C4
C3
XCLKOUT
(see Note B)
XCLKIN
C5
C9
C10
C1
C8
C6
(see Note A)
NOTES: A. The relationship of XCLKIN to XCLKOUT depends on the divide factor chosen. The waveform relationship shown in Figure 67 is
intended to illustrate the timing parameters only and may differ based on configuration.
B. XCLKOUT configured to reflect SYSCLKOUT.
Figure 67. Clock Timing
6.14
Reset Timing
Table 69. Reset (XRS) Timing Requirements
MIN
NOM
MAX
UNIT
tw(RSL1)
Pulse duration, stable XCLKIN to XRS high
8tc(CI)
cycles
tw(RSL2)
Pulse duration, XRS low
Warm reset
8tc(CI)
cycles
tw(RSL2)
Pulse duration, XRS low
WD-initiated reset
512tc(CI)
cycles
tw(WDRS)
Pulse duration, reset pulse generated by watchdog
512tc(CI)
cycles
td(EX)
Delay time, address/data valid after XRS high
32tc(CI)
cycles
tOSCST
Oscillator start-up time
1
10
ms
tsu(XPLLDIS)
Setup time for XPLLDIS pin
16tc(CI)
cycles
th(XPLLDIS)
Hold time for XPLLDIS pin
16tc(CI)
cycles
th(XMP/MC)
Hold time for XMP/MC pin
16tc(CI)
cycles
th(boot-mode)
Hold time for boot-mode pins
2520tc(CI)§
cycles
If external oscillator/clock source are used, reset time has to be low at least for 1 ms after VDD reaches 1.5 V.
Dependent on crystal/resonator and board design.
§ The boot ROM reads the password locations. Therefore, this timing requirement includes the wakeup time for flash. See the TMS320x281x Boot
ROM Reference Guide (literature number SPRU095) and TMS320x281x System Control and Interrupts Reference Guide (literature number
SPRU078) for further information.
相關(guān)PDF資料
PDF描述
SM320MCM41DHFHM40 32-BIT, 40 MHz, OTHER DSP, CQFP352
SM320MCM42CHFNM40 32-BIT, 40 MHz, OTHER DSP, CQFP408
SM320VC33HFGM150 32-BIT, 75 MHz, OTHER DSP, CQFP164
SM34020AHTM32 GRAPHICS PROCESSOR, CQFP132
SM563 4-BIT, MROM, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SM320F2812HFGM150 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Military DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
SM320F2812HFGS150 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC HT Dig Signal Controller RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
SM320F2812-HT 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processor
SM320F2812KGDS150A 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC HT Dig Signal Controller RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
SM320F2812PGFMEP 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC EP Digital Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT